74LVC32ADB ,Quad 2-input OR gateINTEGRATED CIRCUITS74LVC32AQuad 2-input OR gateProduct specification 1997 Jun 30IC24 Data Handbook ..
74LVC32AM ,LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC32APW ,Quad 2-input OR gatePIN CONFIGURATION PIN DESCRIPTIONPIN NUMBER SYMBOL NAME AND FUNCTION1A 1 14VCC1, 4, 9, 12 1A – 4ADa ..
74LVC373AD ,Octal D-type transparent latch with 5 V tolerant inputs/outputs; (3-State)
74LVC373AD ,Octal D-type transparent latch with 5 V tolerant inputs/outputs; (3-State)
74LVC373ADB ,Octal D-type transparent latch with 5 V tolerant inputs/outputs; (3-State)General descriptionThe 74LVC373A consists of eight D-type transparent latches, featuring separate D ..
82103C , Miniature Surface Mount Power Inductors
82107 ,IR Receiver Modules for Remote Control SystemsRev. 5, 15-Oct-2002 3T ,T – Output Pulse Width ( ms )E / E – Rel. Responsivity ..
82107 ,IR Receiver Modules for Remote Control SystemsRev. 5, 15-Oct-2002 1CircuitTSOP22..YA1VISHAYVishay SemiconductorsParameter Test condition Symbol V ..
82356120100 , 0603 ESD Suppressor
82401646 , TVS Diode Array WE-TVS
824-1 , LAN 10/100 BASE-T Single Port Transformer Modules
74LVC32AD-74LVC32ADB-74LVC32APW
Quad 2-input OR gate
Product specification
IC24 Data Handbook
1997 Jun 30
Philips Semiconductors Product specification
74LVC32AQuad 2-input OR gate
FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A. Inputs accept voltages up to 5.5 V CMOS low power consumption Direct interface with TTL levels
DESCRIPTIONThe 74LVC32A is a high-performance, low-power, low-voltage
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5V devices. This feature
allows the use of these devices as translators in a mixed 3.3V/5V
environment.
The 74LVC32A provides the 2-input OR function.
QUICK REFERENCE DATAGND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns
NOTES: CPD is used to determine the dynamic power dissipation (PD in μW)
PD = CPD × VCC 2 × fi (CL × VCC 2 × fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
(CL × VCC2 × fo) = sum of the outputs. The condition is VI = GND to VCC.
ORDERING INFORMATION
PIN CONFIGURATION
PIN DESCRIPTION
Philips Semiconductors Product specification
74LVC32AQuad 2-input OR gate
LOGIC SYMBOL
LOGIC SYMBOL (IEEE/IEC)
LOGIC DIAGRAM (ONE GATE)
FUNCTION TABLE
NOTES:H = HIGH voltage level
L = LOW voltage level
Philips Semiconductors Product specification
74LVC32AQuad 2-input OR gate
RECOMMENDED OPERATING CONDITIONS
ABSOLUTE MAXIMUM RATINGS1In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
NOTES: Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Philips Semiconductors Product specification
74LVC32AQuad 2-input OR gate
DC CHARACTERISTICSOver recommended operating conditions. Voltages are referenced to GND (ground = 0V).
NOTE: All typical values are at VCC = 3.3V and Tamb = 25°C.
AC CHARACTERISTICSGND = 0 V; tr = tf � 2.5 ns; CL = 50 pF
NOTE: These typical values are at VCC = 3.3V and Tamb = 25°C.
AC WAVEFORMSVM = 1.5 V at VCC � 2.7 V
VM = 0.5 VCC at VCC < 2.7 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
Waveform 1. Input (nA, nB) to output (nY) propagation delays.
TEST CIRCUIT
Philips Semiconductors Product specification
74LVC32AQuad 2-input OR gate
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
