74LVC2G32DC ,Dual 2-input OR gateINTEGRATED CIRCUITSDATA SHEET74LVC2G32Dual 2-input OR gateProduct specification 2004 Sep 22Supersede ..
74LVC2G32DP ,Dual 2-input OR gateLogic diagram (one gate)6. Pinning information6.1 Pinning 74LVC2G321A18 VCC1B27 1Y74LVC2G322Y36 2B1 ..
74LVC2G32GT ,Dual 2-input OR gateFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant outputs in the ..
74LVC2G34FW4-7 , DUAL BUFFER
74LVC2G34GM ,Dual buffer gateLogic diagram (one gate)74LVC2G34 All information provided in this document is subject to legal dis ..
74LVC2G34GM ,Dual buffer gateFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for inte ..
8209-6009 , 3M D Sub Plug Plug Connector
8209-6009 , 3M D Sub Plug Plug Connector
82103C , Miniature Surface Mount Power Inductors
82107 ,IR Receiver Modules for Remote Control SystemsRev. 5, 15-Oct-2002 3T ,T – Output Pulse Width ( ms )E / E – Rel. Responsivity ..
82107 ,IR Receiver Modules for Remote Control SystemsRev. 5, 15-Oct-2002 1CircuitTSOP22..YA1VISHAYVishay SemiconductorsParameter Test condition Symbol V ..
82356120100 , 0603 ESD Suppressor
74LVC2G32DC
Dual 2-input OR gate
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
FEATURES Wide supply voltage range from 1.65Vto 5.5V5 V tolerant outputs in the Power-down mode High noise immunity Complies with JEDEC standard: JESD8-7 (1.65Vto 1.95V) JESD8-5 (2.3Vto 2.7V) JESD8B/JESD36 (2.7Vto 3.6V).
•±24 mA output drive (VCC= 3.0V) CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5V Multiple package options ESD protection: HBM EIA/JESD22-A114-B exceeds 2000V MM EIA/JESD22-A115-A exceeds 200V. Specified from −40°Cto +85°C and −40°Cto +125 °C.
DESCRIPTIONThe 74LVC2G32 is a high-performance, low-power,
low-voltage, Si-gate CMOS device and superior to most
advanced CMOS compatible TTL families.
Inputs canbe driven from either 3.3Vor5V devices. This
feature allows the useof these devicesas translatorsina
mixed 3.3V and5 V environment.
This device is fully specified for partial power-down
applications using Ioff. TheIoff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC2G32 provides the 2-input OR gate.
QUICK REFERENCE DATAGND=0 V; Tamb =25 °C; tr =tf≤ 2.5 ns.
Notes CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi× N+ Σ(CL× VCC2×fo) where: = input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC= supply voltage in Volts;= total load switching outputs;
Σ(CL× VCC2×fo)= sum of the outputs. The condition is VI= GNDto VCC.
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
FUNCTION TABLESee note1.
Note H= HIGH voltage level;= LOW voltage level.
ORDERING INFORMATION
PINNING
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referencedto GND (ground=0 V).
Notes The input and output voltage ratings may be exceeded if the input and output current ratings are observed. When VCC=0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
CHARACTERISTICSAt recommended operating conditions; voltages are referenced to GND (ground=0 V).
Philips Semiconductors Product specification
Dual 2-input OR gate 74L VC2G32
Note All typical values are measured at Tamb =25 °C.
