74LVC14A ,Hex inverting Schmitt-trigger with 5 V tolerant inputPin configuration and function are the same asDESCRIPTIONthose of the 74LVC04A but the 74LVC14A has ..
74LVC14ABQ ,74LVC14A; Hex inverting Schmitt-trigger with 5 V tolerant inputApplications■ Wave and pulse shapers for highly noisy environments■ Astable multivibrators■ Monosta ..
74LVC14ABQ ,74LVC14A; Hex inverting Schmitt-trigger with 5 V tolerant inputGeneral descriptionThe 74LVC14A is a high-performance, low-power, low-voltage, Si-gate CMOS device ..
74LVC14AD ,Hex inverting Schmitt trigger with 5 V tolerant inputPIN CONFIGURATION PIN DESCRIPTIONPIN NUMBER SYMBOL NAME AND FUNCTION1A 1 14 VCC1, 3, 5, 9, 11, 13 1 ..
74LVC14ADB ,Hex inverting Schmitt trigger with 5 V tolerant inputINTEGRATED CIRCUITS74LVC14AHex inverting Schmitt-trigger with 5Vtolerant inputProduct specification ..
74LVC14AM ,LOW VOLTAGE CMOS HEX INVERTER HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
8080A , 8-Bit Microprocessor
8085AH-2 , 8-Bit HMOS MICROPROCESSORS 3MHz, 5 MHz and 6 MHz Selections Avallable
80C186 , CMOS High-Integration 16-Bit Microprocessors
80C186 , CMOS High-Integration 16-Bit Microprocessors
80C187 , 80-BIT MATH COPROCESSOR
80C196KB , COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
74LVC14A
Hex inverting Schmitt-trigger with 5 V tolerant input
1/12July 2004 5V TOLERANT INPUTS HIGH SPEED: tPD = 5.0ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS: PLH ≅ t PHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.65V to 3.6V (1.2V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 00 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LVC14A is a low voltage CMOS HEX
SCHMITT INVERTER fabricated with sub-micron
silicon gate and double-layer metal wiring C2 MOS
technology. It is ideal for 1.65 to 3.6 VCC
operations and low power and low noise
applications.
It can be interfaced to 5V signal environment for
inputs in mixed 3.3/5V system.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
Pin configuration and function are the same as
those of the 74LVC04A but the 74LVC14A has
hysteresis between the positive and negative
input threshold typically of 700mV.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LVC14ALOW VOLTAGE CMOS HEX INVERTER
HIGH PERFORMANCE
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 7
74LVC14A2/12
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description Table 3: Truth Table
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
74LVC14A3/12
Table 5: Recommended Operating Conditions 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
74LVC14A4/12
Table 6: DC Specifications
Table 7: Dynamic Switching Characteristics 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
74LVC14A5/12
Table 8: AC Electrical Characteristics 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
Table 9: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
74LVC14A6/12
Figure 3: Test Circuit RT = ZOUT of pulse generator (typically 50Ω)
Table 10: Test Circuit And Waveform Symbol Value
Figure 4: Waveform - Propagation Delay (f=1MHz; 50% duty cycle)
