74LVC125A ,3-stateAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC125ABQ ,74LVC125A; Quad buffer/line driver with 5 V tolerant input/outputs; 3-stateGeneral descriptionThe 74LVC125A consists of four non-inverting buffers/line drivers with 3-state o ..
74LVC125AD ,Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-StatePin configuration for DHVQFN145.2 Pin description Table 2. Pin descriptionSymbol Pin Description1OE ..
74LVC125AD- ,Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-StateINTEGRATED CIRCUITS74LVC125AQuad buffer/line driver with 5-volt tolerantinputs/outputs (3-State)Pro ..
74LVC125ADB ,Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-StatePin configuration for SO14 and (T)SSOP14 Fig 5.
74LVC125AM ,LOW VOLTAGE CMOS QUAD BUS BUFFERS HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
8035AHL , HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER
8041-05-011 , DIP Reed Relays
8049AH , HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER
8080A , 8-Bit Microprocessor
8085AH-2 , 8-Bit HMOS MICROPROCESSORS 3MHz, 5 MHz and 6 MHz Selections Avallable
80C186 , CMOS High-Integration 16-Bit Microprocessors
74LVC125A
3-state
1/12July 2004 5V TOLERANT INPUTS HIGH SPEED: tPD = 4.8ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.65V to 3.6V (1.2V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LVC125A is a low voltage CMOS QUAD
BUS BUFFER fabricated with sub-micron silicon
gate and double-layer metal wiring C2 MOS
technology. It is ideal for 1.65 to 3.6 VCC
operations and low power and low noise
applications.
It can be interfaced to 5V signal environment for
inputs in mixed 3.3/5V system.
These devices require the same 3-STATE control
input G to be taken high to make the output go in
to the high impedance state.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LVC125ALOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE)
HIGH PERFORMANCE
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 8
74LVC125A2/12
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description Table 3: Truth Table X : Don’t care
Z : High Impedance
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
74LVC125A3/12
Table 5: Recommended Operating Conditions 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
Table 6: DC Specifications
74LVC125A4/12
Table 7: Dynamic Switching Characteristics 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
Table 8: AC Electrical Characteristics 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
Table 9: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
74LVC125A5/12
Figure 3: Test Circuit RT = ZOUT of pulse generator (typically 50Ω)
Table 10: Test Circuit And Waveform Symbol Value
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
74LVC125A6/12
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
