74LVC08AMTR ,LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC08APW ,Quad 2-input AND gatePIN CONFIGURATION LOGIC SYMBOL1A1A 1 14 1VCC 1Y31B21B 2 13 4B2A42Y1Y 3 12 4A62B52A 4 11 4Y3A93Y83B2 ..
74LVC08ATTR ,LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE HIGH PERFORMANCE74LVC08ALOW VOLTAGE CMOS QUAD 2-INPUT AND GATEHIGH PERFORMANCE ■ 5V TOLERANT INPUTS■ HIGH SPEED: ..
74LVC109D ,Dual JK(not) flip-flop with set and reset; positive-edge triggerGeneral descriptionThe 74LVC109A is a dual positive edge triggered JK flip-flop featuring:• individ ..
74LVC109PW ,Dual JK(not) flip-flop with set and reset; positive-edge triggerFeatures and benefits 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage rang ..
74LVC10ADB ,Triple 3-input NAND gate
8035AHL , HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER
8041-05-011 , DIP Reed Relays
8049AH , HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER
8080A , 8-Bit Microprocessor
8085AH-2 , 8-Bit HMOS MICROPROCESSORS 3MHz, 5 MHz and 6 MHz Selections Avallable
80C186 , CMOS High-Integration 16-Bit Microprocessors
74LVC08AM-74LVC08AMTR-74LVC08ATTR
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE HIGH PERFORMANCE
1/8February 2002 5V TOLERANT INPUTS HIGH SPEED: tPD = 4.1ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:CC (OPR) = 1.65V to 3.6V (1.2V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 08 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LVC08A is a low voltage CMOS QUAD
2-INPUT AND GATE fabricated with sub-micron
silicon gate and double-layer metal wiring C2 MOS
technology. It is ideal for 1.65 to 3.6 VCC
operations and low power and low noise
applications.
It can be interfaced to 5V signal environment for
inputs in mixed 3.3/5V system.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LVC08ALOW VOLTAGE CMOS QUAD 2-INPUT AND GATE
HIGH PERFORMANCE
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74LVC08A2/8
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION TRUTH TABLE
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
74LVC08A3/8
RECOMMENDED OPERATING CONDITIONS 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
DC SPECIFICATIONS
74LVC08A4/8
DYNAMIC SWITCHING CHARACTERISTICS 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
AC ELECTRICAL CHARACTERISTICS 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
74LVC08A5/8
TEST CIRCUIT RT = ZOUT of pulse generator (typically 50Ω)
TEST CIRCUIT AND WAVEFORM SYMBOL VALUE
WAVEFORM: PROPAGATION DELAY (f=1MHz; 50% duty cycle)
