74HC4538 ,Dual Precision Monostable Multivibrator(Retriggerable, Resettable)Maximum Ratings are those values beyond which damage to the device may occurÎ .Functional operation ..
74HC4538D ,Dual retriggerable precision monostable multivibratorINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC4538DB ,74HC/HCT4538; Dual retriggerable precision monostable multivibratorGENERAL DESCRIPTIONwidth (T) is equal to 0.7 × R × C . The linear designt ttechniques guarantee pre ..
74HC4538N ,74HC/HCT4538; Dual retriggerable precision monostable multivibratorINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC4538PW ,74HC/HCT4538; Dual retriggerable precision monostable multivibratorINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC51 ,2-wide 2-input / 2-wide 3-input AND-OR-INVERT GateM74HC51DUAL 2 WIDE 2 INPUT AND/OR INVERT GATEn HIGH SPEED:t = 11ns (TYP.) at V =6VPD CCn LOW POWER ..
74LVX157TTR ,LOW VOLTAGE QUAD 2 CHANNEL MULTIPLEXER WITH 5V TOLERANT INPUTSAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVX161284A ,Low Voltage IEEE 161284 Translating TransceiverFeaturesThe LVX161284A contains eight bidirectional data buffers
74HC4538
Dual Precision Monostable Multivibrator(Retriggerable, Resettable)
---The MC74HC4538A is identical in pinout to the MC14538B. The
device inputs are compatible with standard CMOS outputs; with
pullup resistors, they are compatible with LSTTL outputs.
This dual monostable multivibrator may be triggered by either the
positive or the negative edge of an input pulse, and produces a
precision output pulse over a wide range of pulse widths. Because the
device has conditioned trigger inputs, there are no trigger–input rise
and fall time restrictions. The output pulse width is determined by the
external timing components, Rx and Cx. The device has a reset
function which forces the Q output low and the Q output high,
regardless of the state of the output pulse circuitry. Unlimited Rise and Fall Times Allowed on the Trigger Inputs Output Pulse is Independent of the Trigger Pulse Width ± 10% Guaranteed Pulse Width V ariation from Part to Part (Using
the Same Test Jig) Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS and TTL Operating V oltage Range: 3.0 to 6.0 V Low Input Current: 1.0 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 145 FETs or 36 Equivalent Gates
LOGIC DIAGRAMPIN 16 = VCC
PIN 8 = GND
RX AND CX ARE EXTERNAL COMPONENTS
PIN 1 AND PIN 15 MUST BE HARD WIRED TO GND
CX1RX1
VCC
RESET 1TRIGGER
INPUTS Q1
CX2RX2
VCC
RESET 2TRIGGER
INPUTS Q2
