74HC4020DB ,74HC/HCT4020; 14-stage binary ripple counterINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC4020N ,14-stage binary ripple counterLogic diagram6. Pinning information6.1 Pinning 74HC402074HCT4020terminal 1index area74HC402074HCT40 ..
74HC4020N ,14-stage binary ripple counterGeneral descriptionThe 74HC4020; 74HCT4020 are high-speed Si-gate CMOS devices and are pin compatib ..
74HC4020N ,14-stage binary ripple counterFEATURES The 74HC/HCT4020 are 14-stage binary ripple counterswith a clock input (CP), an overriding ..
74HC4020PW ,14-stage binary ripple counterFEATURES The 74HC/HCT4020 are 14-stage binary ripple counterswith a clock input (CP), an overriding ..
74HC4024D ,7-stage binary ripple counterGeneral descriptionThe 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an over ..
74LVT16373ADL ,3.3V LVT 16-bit transparent D-type latch (3-State)
74LVT16373MEA ,Low Voltage 16-Bit Transparent Latch with 3-STATE OutputsFeaturesThe LVT16373 and LVTH16373 contain sixteen non-invert-
74HC4020D-74HC4020DB-74HC4020N-74HC4020PW-74HCT4020D-74HCT4020DB-74HCT4020N
74HC/HCT4020; 14-stage binary ripple counter
Philips Semiconductors Product specification
14-stage binary ripple counter 74HC/HCT4020
FEATURES Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT4020 are high-speed Si-gate CMOS
devices and are pin compatible with the “4020” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4020 are 14-stage binary ripple counters
with a clock input (CP), an overriding asynchronous
master reset input (MR) and twelve fully buffered parallel
outputs (Q0, Q3 to Q13).
The counter is advanced on the HIGH-to-LOW transition of
CP.
A HIGH on MR clears all counter stages and forces all
outputs LOW, independent of the state of CP.
Each counter stage is a static toggle flip-flop.
QUICK REFERENCE DATAGND= 0 V; Tamb =25 °C; tr =tf= 6 ns
Notes CPD is used to determine the dynamic power dissipation (PD in μW): =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:= input frequency in MHz= output frequency in MHz
∑ (CL × VCC2 × fo)= sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC − 1.5 V
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
Philips Semiconductors Product specification
14-stage binary ripple counter 74HC/HCT4020
PIN DESCRIPTION
Philips Semiconductors Product specification
14-stage binary ripple counter 74HC/HCT4020
FUNCTION TABLE
Notes H= HIGH voltage level= LOW voltage level= don’t care= LOW-to-HIGH clock
transition= HIGH-to-LOW clock
transition
Philips Semiconductors Product specification
14-stage binary ripple counter 74HC/HCT4020
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND= 0 V; tr =tf= 6 ns; CL= 50 pF
Philips Semiconductors Product specification
14-stage binary ripple counter 74HC/HCT4020
DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT typesThe value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications.
To determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCTGND= 0 V; tr =tf= 6 ns; CL= 50 pF
