74HC393DB ,74HC/HCT393; Dual 4-bit binary ripple counterINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC393N ,Dual 4-bit binary ripple counterLogic diagram (one counter)5. Pinning information5.1 Pinning +& +&7 &3905&34 ..
74HC393PW ,74HC/HCT393; Dual 4-bit binary ripple counterGENERAL DESCRIPTIONThe master resets are active-HIGH asynchronous inputsThe 74HC/HCT393 are high-sp ..
74HC3G07DP ,Triple buffer with open-drain outputsFeatures and benefits Wide supply voltage range from 2.0 V to 6.0 V Input levels: For 74HC3G07: ..
74HC3G07DP ,Triple buffer with open-drain outputsINTEGRATED CIRCUITSDATA SHEET74HC3G07; 74HCT3G07Buffer with open-drain outputsProduct specification ..
74HC3G14DC ,74HC3G14; 74HCT3G14; Inverting Schmitt-triggersApplications Wave and pulse shaper for highly noisy environments Astable multivibrators Monostab ..
74LVT162244MEA ,Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25 Ohm Series Resistors in the OutputsFeaturesThe LVT162244 and LVTH162244 contain sixteen non-
74HC393DB-74HC393PW-74HCT393N
74HC/HCT393; Dual 4-bit binary ripple counter
Philips Semiconductors Product specification
Dual 4-bit binary ripple counter 74HC/HCT393
FEATURES Two 4-bit binary counters with individual clocks Divide-by any binary module up to 28 in one package Two master resets to clear each 4-bit counter
individually Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT393 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT393 are 4-bit binary ripple counters with
separate clocks (1CP and 2 CP) and master reset (1MR
and 2MR) inputs to each counter. The operation of each
half of the “393” is the same as the “93” except no external
clock connections are required.
The counters are triggered by a HIGH-to-LOW transition of
the clock inputs. The counter outputs are internally
connected to provide clock inputs to succeeding stages.
The outputs of the ripple counter do not change
synchronously and should not be used for high-speed
address decoding.
The master resets are active-HIGH asynchronous inputs
to each 4-bit counter identified by the “1” and “2” in the pin
description.
A HIGH level on the nMR input overrides the clock and
sets the outputs LOW.
QUICK REFERENCE DATAGND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes CPD is used to determine the dynamic power dissipation (PDin μW): = CPD× VCC2×fi +∑ (CL× VCC2×fo) where: = input frequency in MHz = output frequency in MHz (CL× VCC2×fo) = sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC− 1.5 V
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
Philips Semiconductors Product specification
Dual 4-bit binary ripple counter 74HC/HCT393
PIN DESCRIPTION
Philips Semiconductors Product specification
Dual 4-bit binary ripple counter 74HC/HCT393
COUNT SEQUENCE FOR 1 COUNTER
Notes
Philips Semiconductors Product specification
Dual 4-bit binary ripple counter 74HC/HCT393
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND = 0 V; tr = tf = 6 ns; CL = 50 pF
Philips Semiconductors Product specification
Dual 4-bit binary ripple counter 74HC/HCT393
DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT typesThe value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications.
To determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCTGND = 0 V; tr = tf = 6 ns; CL = 50 pF
