74HC32DB ,Quad 2-input OR gateGENERAL DESCRIPTION• Wide supply voltage range from 2.0 to 6.0 V The 74HC/HCT32 is a high-speed Si- ..
74HC32N ,74HC32; 74HCT32; Quad 2-input OR gateINTEGRATED CIRCUITSDATA SHEET74HC32; 74HCT32Quad 2-input OR gateProduct specification 2003 Dec 12Sup ..
74HC32PW ,74HC32; 74HCT32; Quad 2-input OR gatePin configuration DIP14, SO14 and (T)SSOP14 Fig 5.
74HC354 ,8-input multiplexer/register with transparent latches; 3-state
74HC356 ,8-input multiplexer/register; 3-state
74HC365D ,Hex buffer/line driver; 3-stateLogic diagram5. Pinning information5.1 Pinning ..
74LVC823APW ,9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
74LVC823APW ,9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
74LVC827A ,10-bit buffer/line driver with 5-volt tolerant inputs/outputs 3-State
74LVC827AD ,10-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
74LVC841ADB ,10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State
74LVC86A ,QUADRUPLE 2-INPUT EXCLUSIVE OR GATES
74HC32DB-74HC32N-74HCT32DB-74HCT32N
74HC32; 74HCT32; Quad 2-input OR gate
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
FEATURES Wide supply voltage range from 2.0to 6.0V Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000V
MM EIA/JESD22-A115-A exceeds 200V.
GENERAL DESCRIPTIONThe 74HC/HCT32 is a high-speed Si-gate CMOS device
and is pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT32 provides the 2-input OR function.
QUICK REFERENCE DATAGND=0 V; Tamb =25 °C; tr =tf=6 ns.
Notes CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi× N+ Σ(CL× VCC2×fo) where:= input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC= supply voltage in Volts;= total load switching outputs;
Σ(CL× VCC2×fo)= sum of the outputs. For 74HC32 the condition is VI= GNDto VCC.
For 74HCT32 the condition is VI= GNDto VCC− 1.5V.
FUNCTION TABLESee note1.
Note H= HIGH voltage level;= LOW voltage level.
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
ORDERING INFORMATION
PINNING
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referencedto GND (ground=0 V).
Notes The input and output voltage ratings may be exceeded if the input and output current ratings are observed. For DIP14 packages: above 70 °C the value of Ptot derates linearly with 12 mW/K.
For SO14 packages: above 70 °C the value of Ptot derates linearly with 8 mW/K.
For SSOP14 and TSSOP14 packages: above 60 °C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN14 packages: above 60 °C the value of Ptot derates linearly with 4.5 mW/K.
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
CHARACTERISTICS
Family 74HCAt recommended operating conditions; voltages are referenced to GND (ground=0 V).
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
Note All typical values are measured at Tamb =25 °C.
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
Family 74HCTAt recommended operating conditions; voltages are referenced to GND (ground=0 V).
Philips Semiconductors Product specification
Quad 2-input OR gate 74HC32; 74HCT32
Note All typical values are measured at Tamb =25 °C.