74HC280N ,74HC/HCT280; 9-bit odd/even parity generator/checkerAPPLICATIONS(LSTTL). They are specified in compliance with JEDECstandard no. 7A.• 25-line parity ge ..
74HC280N ,74HC/HCT280; 9-bit odd/even parity generator/checkerAPPLICATIONS(LSTTL). They are specified in compliance with JEDECstandard no. 7A.• 25-line parity ge ..
74HC280N ,74HC/HCT280; 9-bit odd/even parity generator/checkerpin configuration to the “180” for easy systemThe even parity output (∑ ) is HIGH when an even numb ..
74HC283D ,74HC283; 4-bit binary full adder with fast carry74HC2834-bit binary full adder with fast carryRev. 03 — 11 November 2004 Product data sheet1.
74HC283D ,74HC283; 4-bit binary full adder with fast carryGeneral descriptionThe 74HC283 is a high-speed Si-gate CMOS device and is pin compatible with low p ..
74HC299 ,3-state
74LVC541A ,Octal Buffer/Line Driver with 3 State Outputs
74LVC541A ,Octal Buffer/Line Driver with 3 State Outputs
74LVC541ADB ,Octal buffer/line driver with 5-volt tolerant inputs/outputs 3-State
74LVC541ADB ,Octal buffer/line driver with 5-volt tolerant inputs/outputs 3-State
74LVC543AD ,Octal D-type registered transceiver 3-State
74LVC543AD ,Octal D-type registered transceiver 3-State
74HC280N
9-bit odd/even parity generator/checker
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
FEATURES Word-length easily expanded by cascading Similar pin configuration to the “180” for easy system
up-grading Generates either odd or even parity for nine data bits Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT280 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT280 are 9-bit parity generators or checkers
commonly used to detect errors in high-speed data
transmission or data retrieval systems. Both even and odd
parity outputs are available for generating or checking
even or odd parity up to 9 bits.
The even parity output (∑E) is HIGH when an even number
of data inputs (I0 to I8) are HIGH. The odd parity output (∑0)
is HIGH when an odd number of data inputs are HIGH.
Expansion to larger word sizes is accomplished by tying
the even outputs (∑E) of up to nine parallel devices to the
data inputs of the final stage. For a single-chip 16-bit
even/odd parity generator/checker, see
PC74HC/HCT7080.
APPLICATIONS 25-line parity generator/checker 81-line parity generator/checker
QUICK REFERENCE DATAGND= 0 V; Tamb =25 °C; tr =tf= 6 ns
Notes CPD is used to determine the dynamic power dissipation (PD in μW): =CPD× VCC2×fi +∑ (CL× VCC2× fo) where:= input frequency in MHz= output frequency in MHz (CL× VCC2×fo)= sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC− 1.5 V
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
PIN DESCRIPTION
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
FUNCTION TABLE
Note H= HIGH voltage level= LOW voltage level
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Out put capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND= 0 V; tr =tf= 6 ns; CL= 50 pF
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT typesThe value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications.
To determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCTGND= 0 V; tr =tf= 6 ns; CL= 50 pF