74HC221D ,Dual non-retriggerable monostable multivibrator with resetFEATURES jitter-free triggering from inputs with slow transition rates,providing the circuit with e ..
74HC221D ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221D ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221D. ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221DB ,74HC/HCT221; Dual non-retriggerable monostable multivibrator with resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC237D ,74HC237; 3-to-8 line decoder, demultiplexer with address latchesGeneral descriptionThe 74HC237 is a high-speed Si-gate CMOS device and is pin compatible with low p ..
74LVC1G38GM ,2-input NAND gate; open drainLogic diagram74LVC1G38 All information provided in this document is subject to legal disclaimers. ..
74LVC1G38GV ,2-input NAND gate; open drainFeatures■ Wide supply voltage range from 1.65 V to 5.5 V■ 5 V tolerant outputs for interfacing with ..
74LVC1G38GW ,74LVC1G38; 2-input NAND gate (open drain)Features and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant outputs for int ..
74LVC1G53DC ,2-channel analog multiplexer/demultiplexerGeneral descriptionThe 74LVC1G53 is a low-power, low-voltage, high-speed, Si-gate CMOS device.The 7 ..
74LVC1G53DP ,2-channel analog multiplexer/demultiplexerFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V Very low ON resistance: 7.5 ..
74LVC1G57DW-7 , CONFIGURABLE MULTIPLE-FUNCTION GATE
74HC221D
Dual non-retriggerable monostable multivibrator with reset
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
FEATURES Pulse width variance is typically less than± 5% Pin-out identical to “123” Overriding reset terminates output pulse nB inputs have hysteresis for improved noise immunity Output capability: standard (except for nREXT/CEXT) ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT221 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT221 are dual non-retriggerable monostable
multivibrators. Each multivibrator features an active
LOW-going edge input (nA) and an active HIGH-going
edge input (nB), either of which can be used as an enable
input.
Pulse triggering occurs at a particular voltage level and is
not directly related to the transition time of the input pulse.
Schmitt-trigger input circuitry for the nB inputs allow
jitter-free triggering from inputs with slow transition rates,
providing the circuit with excellent noise immunity.
Once triggered, the outputs (nQ, nQ) are independent of
further transitions of nA and nB inputs and are a function
of the timing components. The output pulses can be
terminated by the overriding active LOW reset inputs
(nRD). Input pulses may be of any duration relative to the
output pulse.
Pulse width stability is achieved through internal
compensation and is virtually independent of VCC and
temperature. In most applications pulse stability will only
be limited by the accuracy of the external timing
components.
The output pulse width is defined by the following
relationship: =CEXTREXTIn2= 0.7CEXTREXT
Pin assignments for the “221” are identical to those of the
“123” so that the “221” can be substituted for those
products in systems not using the retrigger by merely
changing the value of REXT and/or CEXT.
QUICK REFERENCE DATAGND= 0 V; Tamb =25 °C; tr =tf= 6 ns
Notes CPD is used to determine the dynamic power dissipation (PD in μW): =CPD× VCC2×fi +∑ (CL× VCC2×fo)+ 0.33× CEXT× VCC2×fo+D×28× VCC where:= input frequency in MHz; fo= output frequency in MHz (CL× VCC2×fo)= sum of outputs
CEXT= timing capacitance in pF; CL= output load capacitance in pF
VCC= supply voltage in V; D= duty factor in % For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC− 1.5 V
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
PIN DESCRIPTION
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
FUNCTION TABLE
Notes H= HIGH voltage level= LOW voltage level= don’t care= LOW-to-HIGH level= HIGH-to-LOW level one HIGH-level output pulse one LOW-level output pulse If the monostable was triggered before this condition
was established the pulse will continue as
programmed. For this combination the reset input must be LOW and
the following sequence must be used:
pin 1 (or 9) must be set HIGH or pin 2 (or 10) set LOW;
then pin 1 (or 9) must be LOW and pin 2 (or 10) set
HIGH. Now the reset input goes from LOW-to-HIGH
and the device will be triggered.
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
NoteIt is recommended to ground pins 6 (2CEXT) and 14 (1CEXT) externally to pin 8 (GND).
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard (except for nREXT/CEXT)
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND= 0 V; tr =tf= 6 ns; CL= 50 pF
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
Philips Semiconductors Product specification
Dual non-retriggerable monostable
multivibrator with reset 74HC/HCT221
DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard (except for nREXT/CEXT)
ICC category: MSI
Note to HCT typesThe value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications.
To determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
