74HC193PW ,74HC/HCT193; Presettable synchronous 4-bit binary up/down counterFEATURES One clock should be held HIGH while counting with theother, otherwise the circuit will eit ..
74HC193PW ,74HC/HCT193; Presettable synchronous 4-bit binary up/down counterINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC194 ,4-bit bidirectional universal shift register
74HC194 ,4-bit bidirectional universal shift register
74HC194 ,4-bit bidirectional universal shift register
74HC194D ,74HC/HCT194; 4-bit bidirectional universal shift registerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74LVC1G06GV ,inverter with open-drain outputFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V High noise immunity Complie ..
74LVC1G06GV ,inverter with open-drain outputLogic diagram74LVC1G06 All information provided in this document is subject to legal disclaimers. ..
74LVC1G06GW ,inverter with open-drain outputapplications using I . OFFThe I circuitry disables the output, preventing the damaging backflow cur ..
74LVC1G07GM ,Buffer with open-drain output 74LVC1G07Buffer with open-drain outputRev. 11 — 29 June 2012 Product data sheet1.
74LVC1G07GV ,74LVC1G07; Buffer with open-drain outputPin configuration SOT886 74LVC1G0774LVC1G07n.c. 1 5 VCCn.c. 1 6 VCC3GNDA 2 5 n.c.A 2 4 YGND 3 4 Y00 ..
74LVC1G07GW ,Buffer with open-drain outputPin configuration. Fig.2 Logic symbol.Yhandbook, halfpagehandbook, halfpage2 4A YAMNA624GND MNA625 ..
74HC193DB-74HC193N-74HC193PW-74HCT193D-74HCT193N
74HC/HCT193; Presettable synchronous 4-bit binary up/down counter
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
FEATURES Synchronous reversible 4-bit binary counting Asynchronous parallel load Asynchronous reset Expandable without external logic Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT193 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT193 are 4-bit synchronous binary up/down
counters. Separate up/down clocks, CPU and
CPD respectively, simplify operation. The outputs change
state synchronously with the LOW-to-HIGH transition of
either clock input. If the CPU clock is pulsed while CPDis
held HIGH, the device will count up. If the CPD clock is
pulsed while CPU is held HIGH, the device will count down.
Only one clock input can be held HIGH at any time, or
erroneous operation will result. The device can be cleared
at any time by the asynchronous master reset input (MR);
it may also be loaded in parallel by activating the
asynchronous parallel load input (PL).
The “193” contains four master-slave JK flip-flops with the
necessary steering logic to provide the asynchronous
reset, load, and synchronous count up and count down
functions.
Each flip-flop contains JK feedback from slave to master,
such that a LOW-to-HIGH transition on the CPD input will
decrease the count by one, while a similar transition on the
CPU input will advance the count by one.
One clock should be held HIGH while counting with the
other, otherwise the circuit will either count by two’s or not
at all, depending on the state of the first flip-flop, which
cannot toggle as long as either clock input is LOW.
Applications requiring reversible operation must make the
reversing decision while the activating clock is HIGH to
avoid erroneous counts.
The terminal count up (TCU) and terminal count down
(TCD) outputs are normally HIGH. When the circuit has
reached the maximum count state of 15, the next
HIGH-to-LOW transition of CPU will cause TCU to go
LOW.
TCU will stay LOW until CPU goes HIGH again, duplicating
the count up clock.
Likewise, the TCD output will go LOW when the circuit is in
the zero state and the CPD goes LOW. The terminal count
outputs can be used as the clock input signals to the next
higher order circuit in a multistage counter, since they
duplicate the clock waveforms. Multistage counters will not
be fully synchronous, since there is a slight delay time
difference added for each stage that is added.
The counter may be preset by the asynchronous parallel
load capability of the circuit. Information present on the
parallel data inputs (D0 to D3) is loaded into the counter
and appears on the outputs (Q0 to Q3) regardless of the
conditions of the clock inputs when the parallel load
(PL) input is LOW. A HIGH level on the master reset (MR)
input will disable the parallel load gates, override both
clock inputs and set all outputs (Q0 to Q3) LOW. If one of
the clock inputs is LOW during and after a reset or load
operation, the next LOW-to-HIGH transition of that clock
will be interpreted as a legitimate signal and will be
counted.
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
QUICK REFERENCE DATAGND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes CPD is used to determine the dynamic power dissipation (PDin μW): = CPD× VCC2×fi +∑ (CL× VCC2×fo) where: = input frequency in MHz = output frequency in MHz (CL× VCC2×fo) = sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC− 1.5 V
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
PIN DESCRIPTION
Note LOW-to-HIGH, edge triggered
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
FUNCTION TABLE
Notes H = HIGH voltage level = LOW voltage level = don’t care = LOW-to-HIGH clock transition TCU =CPU at terminal count up (HHHH) TCD =CPD at terminal count down (LLLL)
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
up/down counter 74HC/HCT193
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND = 0 V; tr = tf = 6 ns; CL = 50 pF
