74HC161DB ,Presettable synchronous 4-bit binary counter; asynchronous resetFEATURES input (PE) disables the counting action and causes thedata at the data inputs (D to D ) to ..
74HC161N ,74HC/HCT161; Presettable synchronous 4-bit binary counter; asynchronous resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC161PW ,Presettable synchronous 4-bit binary counter; asynchronous resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC163D ,74HC/HCT163; Presettable synchronous 4-bit binary counter; synchronous resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC163N ,Presettable synchronous 4-bit binary counter; synchronous resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC164 ,8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERSM54HC164M74HC1648 BIT SIPO SHIFT REGISTER. HIGH SPEEDt = 15 ns (TYP.) AT V =5VPD CC. LOW POWER DISS ..
74LVC125AM ,LOW VOLTAGE CMOS QUAD BUS BUFFERS HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC125APW ,Quad buffer/line driver with 5 V tolerant input/outputs; 3-stateLogic diagram74LVC125A All information provided in this document is subject to legal disclaimers. ..
74LVC125ATTR ,LOW VOLTAGE CMOS QUAD BUS BUFFERS HIGH PERFORMANCE74LVC125ALOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE)HIGH PERFORMANCE■ 5V TOLERANT INPUTS■ HIGH SPEE ..
74LVC125ATTR ,LOW VOLTAGE CMOS QUAD BUS BUFFERS HIGH PERFORMANCEABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV Supply Voltage-0.5 to +7.0 VCCV DC Input Volta ..
74LVC125D ,Quad buffer/line driver; 3-State
74LVC125PW ,Quad buffer/line driver; 3-State
74HC161D-74HC161DB-74HC161N-74HCT161N
74HC/HCT161; Presettable synchronous 4-bit binary counter; asynchronous reset
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset 74HC/HCT161
FEATURES Synchronous counting and loading Two count enable inputs for n-bit cascading Positive-edge triggered clock Asynchronous reset Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT161 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT161 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level regardless
of the levels at CP, PE, CET and CEP inputs (thus
providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax= 1 P(max) (CPto TC)t+ SU (CEPto CP)---------------------------------------------------------------------------------------------------
QUICK REFERENCE DATAGND= 0 V; Tamb =25 °C; tr =tf= 6 ns
Notes CPD is used to determine the
dynamic power dissipation
(PD in μW): =CPD× VCC2×fi+ (CL× VCC2×fo)
where:= input frequency in MHz= output frequency in MHz (CL× VCC2×fo)= sum of
outputs= output load capacitance in
VCC= supply voltage in V For HC the condition is= GND to VCC
For HCT the condition is= GND to VCC− 1.5 V
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset 74HC/HCT161
ORDERING INFORMATIONSee “74HC/HCT/HCU/HCMOS Logic Package Information”.
PIN DESCRIPTION
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset 74HC/HCT161
FUNCTION TABLE
Note The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH).= HIGH voltage level= HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition= LOW voltage level= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition= lower case letters indicate the state of the referenced output one set-up time prior to the
LOW-to-HIGH CP transition= don’t care= LOW-to-HIGH CP transition
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset 74HC/HCT161
Philips Semiconductors Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset 74HC/HCT161
