74HCT139N ,74HC/HCT139; Dual 2-to-4 line decoder/demultiplexerGeneral descriptionThe 74HC139; 74HCT139 decodes two binary weighted address inputs (nA0, nA1) to f ..
74HCT147D ,74HC/HCT147; 10-to-4 line priority encoderINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HCT147N ,74HC/HCT147; 10-to-4 line priority encoderINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HCT14D ,74HC/HCT14; Hex inverting Schmitt triggerPin configuration DIP14, SO14 and (T)SSOP14 Fig 5.
74HCT14D. ,74HC/HCT14; Hex inverting Schmitt triggerFEATURES DESCRIPTION•
74HCT14DB ,Hex inverting Schmitt triggerLogic diagram (one Schmitt trigger)74HC_HCT14 All information provided in this document is subject ..
74VHC123ASJ ,Dual Retriggerable Monastable MultivibratorFeaturesinput, either of which can be used as an inhibit input. Alsoincluded is a clear input that ..
74VHC123ASJX ,Dual Retriggerable Monastable MultivibratorFeaturesinput, either of which can be used as an inhibit input. Alsoincluded is a clear input that ..
74VHC123ASJX ,Dual Retriggerable Monastable MultivibratorBlock DiagramsNote A: C , R , D are external Capacitor, Resistor, and Diode, respectively.x x xNote ..
74VHC125FT ,74VHC CMOS logic IC seriesabsolute maximum ratings, even briefly, lead to deterioration in IC performance or evendestruction. ..
74VHC125M ,QUAD BUS BUFFER (3-STATE)FeaturesThe VHC125 contains four independent non-inverting buff-
74HC139D-74HCT139D-74HCT139N
Dual 2-to-4 line decoder/demultiplexer
1. General descriptionThe 74HC139; 74HCT139 decodes two binary weighted address inputs (nA0, nA1) to four
mutually exclusive outputs (nY0 to nY3). Each decoder features an enable input (nE).
When nE is HIGH all outputs are forced HIGH. The enable input can be used as the data
input for a 1-to-4 demultiplexer application. Inputs include clamp diodes that enable the
use of current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits Input levels: For 74HC139: CMOS level For 74HCT139: TTL level Demultiplexing capability 2 independent 2-to-4 decoders Multifunction capability Suitable for memory decoding, data routing or code conversion Complies with JEDEC standard no. 7A Active LOW mutually exclusive outputs ESD protection: HBM JESD22-A114F exceeds 2000V MM JESD22-A115-A exceeds 200V Multiple package options Specified from 40 Cto+85 C and from 40 Cto+125C
3. Ordering information
74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
Rev. 3 — 28 March 2014 Product data sheet
Table 1. Ordering information
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
4. Functional diagramNXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
5. Pinning information
5.1 Pinning
5.2 Pin description
Table 2. Pin description
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
6. Functional description[1] H= HIGH voltage level;= LOW voltage level;= don’t care.
7. Limiting values[1] For DIP16 package: Ptot derates linearly with 12 mW/K above 70 C.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
[3] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
Table 3. Function table[1]
Table 4. Limiting valuesIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
8. Recommended operating conditions
9. Static characteristics
Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0V)
Table 6. Static characteristicsAt recommended operating conditions; voltages are referenced to GND (ground=0V).
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
Table 6. Static characteristics …continuedAt recommended operating conditions; voltages are referenced to GND (ground=0V).
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
10. Dynamic characteristicsTable 7. Dynamic characteristicsVoltages are referenced to GND (ground =0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure8.
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer[1] tpd is the same as tPLH and tPHL.
[2] tt is the same as tTHL and tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W). =CPD VCC2fi N+ (CL VCC2 fo) where:
fi = input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC = supply voltage in V;= number of inputs switching;
(CL VCC2fo)= sum of outputs.
11. Waveforms
Table 7. Dynamic characteristics …continuedVoltages are referenced to GND (ground =0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure8.
NXP Semiconductors 74HC139; 74HCT139
Dual 2-to-4 line decoder/demultiplexer
Table 8. Measurement points
