74FCT162501CTPVCT ,18-Bit Universal Bus Transceivers with 3-State OutputsMaximum RatingsPin Description(Above which the useful life may be impaired. For userName Descriptio ..
74FCT162543ATPACT ,16-Bit Registered Transceivers with 3-State OutputsBlock Diagrams Pin ConfigurationOEBA1Top ViewCEBA1SSOP/TSSOPLEBA1OEAB OEBA1 1 56 1OEAB12 55LEAB LEB ..
74FCT162823CTPACT , 18-Bit Registers
74FCT162827CTPACT ,20-Bit Buffers/Drivers with 3-State OutputsFunctional Descriptionoff• Edge-rate control circuitry for significantly improvedThe CY74FCT16827T 2 ..
74FCT162841CTPVCG4 ,20-Bit Bus Interface D-Type Latches with 3-State Outputs 56-SSOP -40 to 85Functional Description• FCT-C speed at 5.5 ns (FCT16841T Com’l) The CY74FCT16841T and CY74FCT162841 ..
74FCT163373PV , 3.3V CMOS 16-BIT TRANSPARENT LATCH
74LS114A , DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
74LS11PC , TRIPLE 3-INPUT AND GATE
74LS12 ,Dual Retriggerable One-Shot with Clear and Complementary Outputs
74LS12 ,Dual Retriggerable One-Shot with Clear and Complementary Outputs
74LS122 ,Retriggerable Monostable Multivibrators(with Clear)2SN74LS122 SN74LS123LS122 FUNCTIONAL TABLE LS123 FUNCTIONAL TABLEINPUTS OUTPUTS INPUTS OUTPUTSCLEAR ..
74LS123 ,Dual Retriggerable One-Shot with Clear and Complementary OutputsFeaturesThe DM74LS123 is a dual retriggerable monostable multi-
74FCT162501ATPVCT-74FCT162501CTPVCT
18-Bit Universal Bus Transceivers with 3-State Outputs
1CY74FCT162H501
Featuresoff supports partial-power-down mode operation Edge-rate control circuitry for significantly improved
noise characteristics Typical output skew < 250 ps ESD > 2000V TSSOP (19.6 mil pitch) and SSOP (25-mil pitch)
packages Industrial temperature range of −40˚C to +85˚C
CC = 5V ± 10%
CY74FCT16501T Features:
64 mA sink current, 32 mA source current Typical V OLP (ground bounce) <1.0V at VCC = 5V,A = 25˚CCY74FCT162501T Features:
Balanced 24 mA output drivers Reduced system switching noise Typical V OLP (ground bounce) <0.6V at VCC = 5V,A = 25˚CCY74FCT162H501T Features:
Bus hold retains last active state Eliminates the need for external pull-up or pull-down
resistors
Functional DescriptionThese 18-bit universal bus transceivers canbe operatedin
transparent, latchedor clock modesby combining D-type
latches and D-type flip-flops. Data flowin each directionis
controlledby output enable (OEAB and OEBA), latch enable
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For
A-to-B data flow, the device operatesin transparent mode
when LEABis HIGH. When LEABis LOW, the Adatais latched CLKABis heldata HIGHor LOW logic level.If LEABis LOW,
theA bus datais storedin the latch/flip-flop on the
LOW-to-HIGH transitionof CLKAB. OEAB performs the output
enable functionon theB port. Data flow from B-to-Ais similar thatof A-to-B andis controlledby OEBA, LEBA, and CLKBA.
This device is fully specified for partial-power-down
applications usingIoff. TheIoff circuitry disables the outputs,
preventing damaging current backflow through the device
when it is powered down.
The CY74FCT16501T is ideally suited for driving
high-capacitance loads and low-impedance backplanes.
THE CY74FCT162501T has 24-mA balanced output drivers
with current limiting resistorsin the outputs. This reduces the
need forexternal terminating resistors and provides forminimal
undershoot and reduced ground bounce. The
CY74FCT162501T is ideal for driving transmission lines.
The CY74FCT162H501Tisa 24-mA balanced output part, that
has “bus hold”on the data inputs. The device retains the input’s
last state whenever the input goesto high impedance. This
eliminates the needfor pull-up/down resistors and prevents
floating inputs.
