74F552QC ,Octal Registered Transceiver with Parity and FlagsFeaturesThe 74F552 octal transceiver contains two 8-bit registers 8-Bit bidirectional I/O Port wit ..
74F564PC ,Octal D-Type Flip-Flop with 3-STATE OutputsFunctional Description Function TableThe 74F564 consists of eight edge-triggered flip-flops withInp ..
74F564SJ ,Octal D-Type Flip-Flop with 3-STATE Outputs74F564 Octal D-Type Flip-Flop with 3-STATE OutputsApril 1983Revised October 200074F564Octal D-Type ..
74F569 ,4-Bit Bidirectional Decade Counter with TRI-STATE Outputs
74F569 ,4-Bit Bidirectional Decade Counter with TRI-STATE Outputs74F5694-BitBidirectionalCounterwithTRI-STATEOutputsAugust199574F5694-BitBidirectionalCounterwithTRI ..
74F569 ,4-Bit Bidirectional Decade Counter with TRI-STATE Outputs74F5694-BitBidirectionalCounterwithTRI-STATEOutputsAugust199574F5694-BitBidirectionalCounterwithTRI ..
74LCX244SJ ,Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and OutputsFeaturesThe LCX244 contains eight non-inverting buffers with
74F552QC
Octal Registered Transceiver with Parity and Flags
74F552 Octal Registered Transceiver with Parity and Flags April 1988 Revised March 2000 74F552 Octal Registered Transceiver with Parity and Flags General Description Features The 74F552 octal transceiver contains two 8-bit registers � 8-Bit bidirectional I/O Port with handshake for temporary storage of data flowing in either direction. � Register status flag flip-flops Each register has its own clock pulse and clock enable � Separate clock enable and output enable input as well as a flag flip-flop that is set automatically as � Parity generation and parity check the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output � B-outputs sink 64 mA port. Each register has a separate output enable control for � 3-STATE outputs its 3-STATE buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the A Port to the B Port, a parity bit is generated. On the other hand, when data is transferred from the B Port to the A Port, the parity of input data on B –B is checked. 0 7 Ordering Code: Order Number Package Number Package Description 74F552SC M28B 28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74F552QC V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for SOIC Pin Assignments for PLCC © 2000 DS009561
