74F193 ,Up/Down Binary Counter with Separate Up/Down Clocks54F/74F193Up/DownBinaryCounterwithSeparateUp/DownClocksNovember199454F/74F193Up/DownBinaryCounterwi ..
74F193PC ,Up/Down Binary Counter with Separate Up/Down ClocksGeneral Descriptionextra logic, thus simplifying multi-stage counter designs.The 74F193 is an up/do ..
74F193SC ,Up/Down Binary Counter with Separate Up/Down Clocks54F/74F193Up/DownBinaryCounterwithSeparateUp/DownClocksNovember199454F/74F193Up/DownBinaryCounterwi ..
74F193SCX ,Up/Down Binary Counter with Separate Up/Down Clocks74F193 Up/Down Binary Counter with Separate Up/Down ClocksApril 1988Revised September 200074F193Up/ ..
74F193SJ ,Up/Down Binary Counter with Separate Up/Down Clocks74F193 Up/Down Binary Counter with Separate Up/Down ClocksApril 1988Revised September 200074F193Up/ ..
74F194 ,4-bit bidirectional universal shift registerapplications. It may YHold (do nothing) modebe used in serial-serial, shift left, shift right, seri ..
74HCT393 ,Dual 4-bit binary ripple counter
74HCT393 ,Dual 4-bit binary ripple counter
74HCT393 ,Dual 4-bit binary ripple counter
74HCT393D ,74HC/HCT393; Dual 4-bit binary ripple counterLogic diagram (one counter)5. Pinning information5.1 Pinning +& +&7 &3905&34 ..
74HCT393N ,Dual 4-bit binary ripple counterGENERAL DESCRIPTIONThe master resets are active-HIGH asynchronous inputsThe 74HC/HCT393 are high-sp ..
74HCT3G04DP ,InverterFeatures and benefits Wide supply voltage range from 2.0 V to 6.0 V Input levels: For 74HC3G04: ..
74F193
Up/Down Binary Counter with Separate Up/Down Clocks
TL/F/9497
54F/74F193
Up/Down
Binary
Counter
with
Separate
Up/Down
Clocks
November 1994
54F/74F193 Up/Down Binary Counter
with Separate Up/Down Clocks
General Description
The ’F193isan up/down modulo-16 binary counter. Sepa-
rate CountUp and Count Down Clocksare used, andin
either counting modethe circuits operate synchronously.
The outputs change state synchronously withthe LOW-to-
HIGH transitionsonthe clock inputs. Separate Terminal
CountUp and Terminal Count Down outputsare provided
thatare usedasthe clocksfor subsequent stages without
extra logic, thus simplifying multi-stage counter designs.
Individual preset inputs allowthe circuittobe usedasa
programmable counter. Boththe Parallel Load (PL)andthe
Master Reset (MR) inputs asynchronously override the
clocks.
Features Guaranteed 4000V minimum ESD protection
Commercial Military Package Package DescriptionNumber
74F193PC N16E 16-Lead (0.300× Wide) Molded Dual-In-Line
54F193DM (Note2) J16A 16-Lead CeramicDual-In-Line
74F193SC (Note1) M16A 16-Lead (0.150× Wide) Molded Small Outline, JEDEC
74F193SJ (Note1) M16D 16-Lead (0.300× Wide) Molded Small Outline, EIAJ
54F193FM(Note2) W16A 16-Lead Cerpack
54F193LM (Note2) E20A 20-Lead CeramicLeadless Chip Carrier,TypeC
Note 1:Devicesalso availablein13×reel. UsesuffixeSCXandSJX.
Note 2:Militarygrade devicewith environmentaland burn-in processing.Use suffixe DMQB, FMQBandLMQB.
Logic Symbols Connection Diagrams
TL/F/9497–1
IEEE/IEC
TL/F/9497–4
Pin Assignment
for DIP, SOICand Flatpak
TL/F/9497–2
Pin Assignment
for LCC
TL/F/9497–3
TRI-STATEÉ isaregistered trademarkof National SemiconductorCorporation.
C1995National SemiconductorCorporation RRD-B30M75/PrintedinU.S.A.
