74ALVCH162601DGG ,18-bit universal bus transceiver with 30 ohm termination resistor; 3-stateINTEGRATED CIRCUITSDATA SHEET74ALVCH16260118-bit universal bus transceiver with30 Ω termination res ..
74ALVCH162601DGG ,18-bit universal bus transceiver with 30 ohm termination resistor; 3-state
74ALVCH162827 ,20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)applications such as memory address drivers, clock drivers• Integrated 30 termination resistorsan ..
74ALVCH16373DGG ,2.5V/3.3V 16-bit D-type transparent latch 3-Stateapplications. Incorporates bus hold data inputs whichGND 15 34 GNDeliminate the need for external p ..
74ALVCH16373DGGRG4 ,16-Bit Transparent D-Type Latch With 3-State Outputs 48-TSSOP -40 to 85SCES020I–JULY 1995–REVISED NOVEMBER 2005FUNCTION TABLE(EACH 8-BIT SECTION)INPUTSOUTPUTQOE LE DL H H ..
74ALVCH16373DL ,2.5 V / 3.3 V 16-bit D-type transparent latch (3-State)PIN CONFIGURATION• Wide supply voltage range of 1.2V to 3.6V1OE 1 48 1LE• Complies with JEDEC stand ..
74HC4538N ,74HC/HCT4538; Dual retriggerable precision monostable multivibratorINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC4538PW ,74HC/HCT4538; Dual retriggerable precision monostable multivibratorINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC51 ,2-wide 2-input / 2-wide 3-input AND-OR-INVERT GateM74HC51DUAL 2 WIDE 2 INPUT AND/OR INVERT GATEn HIGH SPEED:t = 11ns (TYP.) at V =6VPD CCn LOW POWER ..
74HC533 ,Octal D-type transparent latch; 3-state; inverting
74HC533 ,Octal D-type transparent latch; 3-state; inverting
74HC533A , OCTAL 3-STATE INVERTING TRANSPARENT LATCH HIGH-PERFORMANCE SILICON-GATE CMOS
74ALVCH162601DGG
18-bit universal bus transceiver with 30 ohm termination resistor; 3-state
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30 Ω
termination resistor; 3-state 74AL VCH162601
FEATURES Complies with JEDEC standard
no. 8-1A CMOS low power consumption Direct interface with TTL levels MULTIBYTE flow-through
standard pin-out architecture Low inductance multiple VCC and
ground pinsfor minimum noise and
ground bounce All data inputs have bus hold
circuitry Integrated 30 Ω termination
resistors.
DESCRIPTIONThe 74ALVCH162601isan 18-bit universal transceiver featuring non-inverting
3-state bus compatible outputs in both send and receive directions. Data flow
in each direction is controlled by output enable (OEAB and OEBA), and clock
(CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the
transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is
latchedif CPABis heldata HIGHor LOW logic level.If LEABis LOW, the A-bus
data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB.
When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs
are in the high-impedance state. The clocks can be controlled with the
clock-enable inputs (CEBA/CEAB).
Data flowfor B-to-Ais similarto thatof A-to-B but uses OEBA,LEBA and CPBA.
To ensure the high-impedance state during power-down, OEBA and OEAB
should be tied to VCC through a pull-up resistor, the minimum value of the
resistor is determined by the current-sinking/current-sourcing capability of the
driver.
The 74ALVCH162601 is designed with 30 Ω series resistors in both HIGH or
LOW output stage.
Active bus hold circuitry is provided to hold unused or floating data inputs at valid logic level.
QUICK REFERENCE DATAGround= 0; Tamb =25 °C; tr =tf= 2.5 ns.
Notes CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi+∑ (CL× VCC2×fo) where:= input frequency in MHz;= output frequency in MHz; (CL× VCC2×fo)= sum of outputs;= output load capacitance in pF;
VCC= supply voltage in Volts. The condition is VI= GNDto VCC.
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
FUNCTION TABLESee note 1.
Note XX= AB for A-to-B direction, BA for B-to-A direction;= HIGH voltage level;= LOW voltage level;= HIGH state must be present one set-up time before the LOW-to-HIGH transition of CPXX;= LOW state must be present one set-up time before the LOW-to-HIGH transition of CPXX;= don’t care;= LOW-to-HIGH level transition;= no change;= high-impedance OFF-state.
ORDERING INFORMATION
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
PINNING
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUESIn accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground=0V).
Notes The input and output voltage ratings may be exceeded if the input and output current ratings are observed. Above55 °C the value of Ptot derates linearly with 8 mW/K.
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
DC CHARACTERISTICSOver recommended operating conditions; voltages are referenced to GND (ground=0V).
Notes All typical values are measured at Tamb =25 °C. Valid for data inputs of bus hold parts.
Philips Semiconductors Product specification
18-bit universal bus transceiver with 30Ω
termination resistor; 3-state 74AL VCH162601
AC CHARACTERISTICS FOR VCC= 2.3 TO 2.7VGround=0 V; tr =tf≤ 2.0 ns; CL =30pF.
Note All typical values are measured at Tamb =25 °C and VCC= 2.5V.
