74ALVC164245DL ,16-bit dual supply translating transceiver; 3-stateINTEGRATED CIRCUITS74ALVC16424516-bit dual supply translating transceiver(3-State)Product specifica ..
74ALVC164245DLRG4 ,16-Bit 2.5-V to 3.3-V/3.3-V To 5-V Level Shifting Transceiver With 3-State Outputs 48-SSOP -40 to 85Features 3 DescriptionThis 16-bit (dual-octal) noninverting bus transceiver1• Member of the Texas I ..
74ALVC16500MTDX ,Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and OutputsFeaturesThe ALVC16500 is an 18-bit universal bus transceiver
74ALVC164245DL
16-bit dual supply translating transceiver 3-State
Product specification
Supersedes data of 1995 Jul 01
IC24 Data Handbook
1998 Aug 26
Philips Semiconductors Product specification
74ALVC16424516-bit dual supply translating transceiver (3-State)
FEATURES Wide supply voltage range
A port: 1.2to 3.6V
B port: 1.2to 5.5V Complies with JEDEC standard no. 8-1A Control inputs voltage range from 2.7V to 5.5V CMOS low power consumption Direct interface with TTL levels
DESCRIPTIONThe 74ALVC164245 is a high-performance, low-power, low-voltage,
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
The 74ALVC164245 is a 16-bit (dual-octal) translating transceiver
and is designed to interface between a 5V bus and 3V bus in a
mixed 3V/5V supply environment. This device can be used as two
8-bit transceivers or one 16-bit transceiver. The direction control
inputs (1DIR, 2DIR) determine the direction of the data flow. nDIR
(active HIGH) enables data from nA ports to nB ports. nDIR (active
LOW) enables data from nB ports to nA ports. The output enable
inputs (1OE, 2OE), when HIGH, disable both nA and nB ports by
placing them in a high impedance OFF-state. The nB ports interface
with the 5V bus. The nA ports interface with the 3V bus. In suspend
mode, when one of the supply voltages is zero, there will be no
current flow from the non zero supply towards the zero supply.
VCC1 ≥ VCC2 (except in suspend mode).
QUICK REFERENCE DATAGND = 0V; Tamb = 25°C; tr = tf ≤ 2.5ns
NOTES: CPD is used to determine the dynamic power dissipation (PD in μW):
PD = CPD × VCC2 × fi + � (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
� (CL × VCC2 × fo) = sum of outputs.
ORDERING INFORMATION
Philips Semiconductors Product specification
74ALVC16424516-bit dual supply translating transceiver (3-State)
PIN CONFIGURATION
PIN DESCRIPTION
LOGIC SYMBOL
FUNCTION TABLE = HIGH voltage level = LOW voltage level = don’t care = high impedance OFF-state
Philips Semiconductors Product specification
74ALVC16424516-bit dual supply translating transceiver (3-State)
LOGIC SYMBOL (IEEE/IEC)
Philips Semiconductors Product specification
74ALVC16424516-bit dual supply translating transceiver (3-State)
ABSOLUTE MAXIMUM RATINGS1, 2In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
NOTES: Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
Philips Semiconductors Product specification
74ALVC16424516-bit dual supply translating transceiver (3-State)
DC ELECTRICAL CHARACTERISTICS
NOTES: All typical values are at VCC1 = 5.0V, VCC2 = 3.3V and Tamb = 25°C. If VCC2 <2.7V, the switching levels at all inputs are not TTL compatible.
