74ALVC125D Fast Delivery |IC PHOENIX CO.,LIMITED

74ALVC125D ,Quad buffer/line driver; 3-stateFeatures■ Wide supply voltage range from 1.65 V to 3.6 V■ 3.6 V tolerant inputs/outputs■ CMOS low p ..
74ALVC125PW ,Quad buffer/line driver; 3-stateINTEGRATED CIRCUITSDATA SHEET74ALVC125Quad buffer/line driver; 3-stateProduct speciﬁcation 2002 Nov ..
74ALVC14BQ ,Hex inverting Schmitt trigger
74ALVC14PW ,Hex inverting Schmitt trigger
74ALVC162244TX ,Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Ohm Series Resistor in Outputsapplications with I/O capability up to 3.6V. TheCCCC74ALVC162244 is also designed with 26Ω series r ..
74ALVC162245 ,Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26-Ohm Series Resistors in A Port Outputsapplications such as memory address drivers, Latchup conforms to JEDEC JED78clock drivers, and bus ..
74HC4075D ,Triple 3-input OR gateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC4075N ,Triple 3-input OR gatePin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.FUNCTION TABLEINPUTS OUTPUTnA nB nC ..
74HC4075N ,Triple 3-input OR gateGENERAL DESCRIPTION• Output capability: standard The 74HC/HCT4075 are high-speed Si-gate CMOSdevice ..
74HC4075N ,Triple 3-input OR gateGENERAL DESCRIPTION• Output capability: standard The 74HC/HCT4075 are high-speed Si-gate CMOSdevice ..
74HC4094 ,8-stage shift-and-store bus registerM54HC4094M74HC40948 BIT SIPO SHIFT LATCH REGISTER (3-STATE). HIGH SPEEDfMAX = 73 MHz (TYP.) AT VCC ..
74HC4094D ,8-stage shift-and-store bus registerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..

74ALVC125D
Quad buffer/line driver; 3-state
General descriptionThe 74ALVC125isa quad non-inverting buffer/line driver with 3-state outputs. The 3-state
outputs (nY) are controlled by the output enable input (nOE). A HIGH on the nOE pin
causes the outputs to assume a high-impedance OFF-state. Features Wide supply voltage range from 1.65 V to 3.6V 3.6 V tolerant inputs/outputs CMOS low power consumption Direct interface with TTL levels (2.7 V to 3.6V) Power-down mode Latch-up performance exceeds 250 mA Complies with JEDEC standards: JESD8-7 (1.65 V to 1.95V) JESD8-5 (2.3 V to 2.7V) JESD8B/JESD36 (2.7 V to 3.6V) ESD protection: HBM JESD22-A114E exceeds 2000V MM JESD22-A 115-A exceeds 200V Ordering information
74AL VC125
Quad buffer/line driver; 3-state
Rev. 02 — 10 January 2008 Product data sheet
Table 1. Ordering information
74ALVC125D −40 °Cto+85°C SO14 plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74ALVC125PW −40 °Cto+85°C TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
74ALVC125BQ −40 °Cto+85°C DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad ﬂat package; no leads; 14 terminals;
body 2.5×3× 0.85 mm
SOT762-1
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state Functional diagram Pinning information
5.1 Pinning
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state
5.2 Pin description Functional description
[1]H= HIGH voltage level= LOW voltage level don’t care= high-impedance OFF-state Limiting values
[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
[2] When VCC = 0 V (Power-down mode), the output voltage can be 3.6 V in normal operation.
[3] For SO14 packages: above 70 °C derate linearly with 8 mW/K.
For TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.
Table 2. Pin description 2, 5, 9, 12 data input 3, 6, 8, 11 bus output
nOE 1, 4, 10, 13 output enable (active LOW)
VCC 14 supply voltage
GND 7 ground (0V)
Table 3. Function table[1]
LLL H Z
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground=0V).
VCC supply voltage −0.5 +4.6 V
IIK input clamping current VI <0V −50 - mA input voltage [1] −0.5 +4.6 V
IOK output clamping current VO >VCC or VO <0V - ±50 mA output voltage output HIGH or LOW state [1][2] −0.5 VCC+ 0.5 V
output 3-state −0.5 +4.6 V
Power-down mode, VCC = 0V [2] −0.5 +4.6 V output current VO=0 V to VCC - ±50 mA
ICC supply current - 100 mA
IGND ground current −100 - mA
Tstg storage temperature −65 +150 °C
Ptot total power dissipation Tamb= −40 °C to +85°C [3]- 500 mW
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state Recommended operating conditions Static characteristics
Table 5. Recommended operating conditions
VCC supply voltage 1.65 3.6 V input voltage 0 3.6 V output voltage output HIGH or LOW state 0 VCC V
output 3-state 0 3.6 V
Power-down mode; VCC=0V 0 3.6 V
Tamb ambient temperature in free air −40 +85 °C
Δt/ΔV input transition rise and fall rate VCC= 1.65 V to 2.7V 0 20 ns/V
VCC= 2.7 V to 3.6V 0 10 ns/V
Table 6. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
VIH HIGH-level input voltage VCC = 1.65 V to 1.95 V 0.65 × VCC -- V
VCC = 2.3 V to 2.7 V 1.7 - - V
VCC = 2.7 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V - - 0.35 × VCCV
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 V
VOH HIGH-level output voltage VI =VIHorVIL= −100 μA; VCC= 1.65Vto 3.6V VCC− 0.2 - - V=−6 mA; VCC = 1.65 V 1.25 1.51 - V= −12 mA; VCC = 2.3V 1.8 2.10 - V= −18 mA; VCC = 2.3V 1.7 2.01 - V= −12 mA; VCC = 2.7 V 2.2 2.53 - V= −18 mA; VCC = 3.0 V 2.4 2.76 - V= −24 mA; VCC = 3.0 V 2.2 2.68 - V
VOL LOW-level output voltage VI =VIHorVIL= 100 μA; VCC= 1.65Vto 3.6 V - - 0.2 V=6 mA; VCC = 1.65 V - 0.11 0.3 V=12 mA; VCC = 2.3V - 0.17 0.4 V=18 mA; VCC = 2.3V - 0.25 0.6 V=12 mA; VCC = 2.7 V - 0.16 0.4 V=18 mA; VCC = 3.0V - 0.23 0.4 V=24 mA; VCC = 3.0 V - 0.30 0.55 V input leakage current VCC = 3.6 V; VI= 3.6Vor GND - ±0.1 ±5 μA
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state
[1] All typical values are measured at VCC=3.3 V (unless stated otherwise) and Tamb =25°C.
10. Dynamic characteristics
IOZ OFF-state output current VI =VIHor VIL; VCC= 1.65 V to 3.6 V;= 3.6Vor GND; ±0.1 ±10 μA
IOFF power-off leakage current VCC = 0 V; VIorVO = 0 V to 3.6V - ±0.1 ±10 μA
ICC supply current VCC = 3.6 V; VI =VCCor GND; =0A 0.2 10 μA
ΔICC additional supply current per input pin; VCC= 3.0Vto 3.6 V; =VCC− 0.6 V; IO =0A 5 750 μA input capacitance - 3.5 - pF
Table 6. Static characteristics …continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground=0 V). For test circuit see Figure8.
tpd propagation delay nAto nY; see Figure6 [2]
VCC = 1.65 V to 1.95 V 1.3 2.4 5.3 ns
VCC = 2.3Vto 2.7V 1.0 1.7 3.2 ns
VCC = 2.7 V - 2.0 3.1 ns
VCC = 3.0 V to 3.6 V 1.1 1.8 2.8 ns
ten enable time nOEto nY; see Figure7 [2]
VCC = 1.65 V to 1.95 V 1.4 3.9 6.4 ns
VCC = 2.3Vto 2.7V 1.0 2.2 4.1 ns
VCC = 2.7 V - 2.7 4.3 ns
VCC = 3.0 V to 3.6 V 1.0 1.9 3.5 ns
tdis disable time nOEto nY; see Figure7 [2]
VCC = 1.65 V to 1.95 V 1.8 3.9 5.9 ns
VCC = 2.3Vto 2.7V 1.0 2.1 3.4 ns
VCC = 2.7 V - 2.9 4.0 ns
VCC = 3.0 V to 3.6 V 1.4 2.7 4.0 ns
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state
[1] Typical values are measured at Tamb =25°C
[2] tpd is the same as tPHL and tPLH.
ten is the same as tPZH and tPZL.
tdis is the same as tPHZ and tPLZ.
[3] CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi× N+ Σ(CL× VCC2×fo) where: = input frequency in MHz; fo= output frequency in MHz= output load capacitance inpF
VCC= supply voltage in Volts= number of inputs switching
Σ(CL× VCC2×fo)= sum of the outputs
11. Waveforms
CPD power dissipation
capacitance
per buffer; VI = GND to VCC; VCC = 3.3V [3]
outputs HIGH or LOW state - 27 - pF
outputs 3-state - 5 - pF
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground=0 V). For test circuit see Figure8.
Table 8. Measurement points
1.65 V to 1.95V 0.5VCC 0.5VCC VOL + 0.15V VOH − 0.15V
2.3 V to 2.7V 0.5VCC 0.5VCC VOL + 0.15V VOH − 0.15V
2.7V 1.5 V 1.5 V VOL + 0.3V VOH − 0.3V
3.0 V to 3.6V 1.5 V 1.5 V VOL + 0.3V VOH − 0.3V
NXP Semiconductors 74AL VC125
Quad buffer/line driver; 3-state
Table 9. Test data
1.65Vto 1.95V VCC ≤ 2.0 ns 30pF 1 kΩ open 2 × VCC GND
2.3Vto 2.7V VCC ≤ 2.0 ns 30pF 500Ω open 2 × VCC GND
2.7V 2.7V ≤ 2.5ns 50pF 500Ω open 6 V GND
3.0Vto 3.6V 2.7V ≤ 2.5ns 50pF 500Ω open 6 V GND

Partno	Mfg	Dc	Qty	Available	Descript
74ALVC125D	NXP	N/a	99	avai	Quad buffer/line driver; 3-state