74AHCT2G08DC ,Dual 2-input AND gateFeatures and benefits Symmetrical output impedance High noise immunity ESD protection: HBM JESD ..
74AHCT2G08DP ,74AHC2G08; 74AHCT2G08; Dual 2-input AND gateFeatures■ Symmetrical output impedance■ High noise immunity■ ESD protection:◆ HBM EIA/JESD22-A114-B ..
74AHCT2G08DP ,74AHC2G08; 74AHCT2G08; Dual 2-input AND gateLogic diagram (one gate).74AHC_AHCT2G08 All information provided in this document is subject to leg ..
74AHCT2G125DC ,Bus buffer/line driver 3-stateFeatures and benefits Symmetrical output impedance High noise immunity Low power dissipation Ba ..
74AHCT2G125DP ,Bus buffer/line driver 3-stateINTEGRATED CIRCUITSDATA SHEET74AHC2G125; 74AHCT2G125Bus buffer/line driver; 3-stateProduct specifica ..
74AHCT2G125DP ,Bus buffer/line driver 3-statePin configuration SOT996-2 (XSON8)SOT765-1 (VSSOP8)74AHC_AHCT2G125 All information provided in this ..
74HC4017D ,Johnson decade counter with 10 decoded outputsGeneral descriptionThe 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outp ..
74HC4017N ,74HC/HCT4017; Johnson decade counter with 10 decoded outputsGENERAL DESCRIPTIONtable).The 74HC/HCT4017 are high-speed Si-gate CMOSWhen cascading counters, the ..
74HC4017PW ,74HC/HCT4017; Johnson decade counter with 10 decoded outputsFeatures and benefits Wide supply voltage range from 2.0 V to 6.0 V Input levels: For 74HC4017: ..
74HC4020 ,14-stage binary ripple counter
74HC4020 ,14-stage binary ripple counter
74HC4020 ,14-stage binary ripple counter
74AHCT2G08DC-74AHCT2G08DP
Dual 2-input AND gate
1. General descriptionThe 74AHC2G08; 74AHCT2G08 is a high-speed Si-gate CMOS device.
The 74AHC2G08; 74AHCT2G08 provides two 2-input AND gates.
2. Features and benefits Symmetrical output impedance High noise immunity ESD protection: HBM JESD22-A114E exceeds 2000V MM JESD22-A115-A exceeds 200V CDM JESD22-C101C exceeds 1000V Low power dissipation Balanced propagation delays Multiple package options Specified from 40 Cto+80 C and from 40 Cto+125C
3. Ordering information
74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
Rev. 5 — 27 November 2013 Product data sheet
Table 1. Ordering information74AHC2G08DP 40 C to +125C TSSOP8 plastic thin shrink small outline package; 8 leads; body
width 3 mm; lead length 0.5 mm
SOT505-2
74AHCT2G08DP
74AHC2G08DC 40 C to +125C VSSOP8 plastic very thin shrink small outline package; 8 leads;
body width 2.3 mm
SOT765-1
74AHCT2G08DC
74AHC2G08GD 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; terminals; body 3 2 0.5 mm
SOT996-2
74AHCT2G08GD
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
4. Marking[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
Table 2. Marking74AHC2G08DP A08
74AHCT2G08DP C08
74AHC2G08DC A08
74AHCT2G08DC C08
74AHC2G08GD A08
74AHCT2G08GD C08
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
6. Pinning information
6.1 Pinning
6.2 Pin description
7. Functional description[1] H= HIGH voltage level; L= LOW voltage level.
Table 3. Pin description1A, 2A 1, 5 data input
1B, 2B 2, 6 data input
GND 4 ground (0 V), 2Y 7, 3 data output
VCC 8 supply voltage
Table 4. Function table[1]LLL L L
HHH
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
8. Limiting values[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For TSSOP8 package: above 55 C the value of Ptot derates linearly with 2.5 mW/K.
For VSSOP8 package: above 110 C the value of Ptot derates linearly with 8 mW/K.
For XSON8 package: above 45 C the value of Ptot derates linearly with 2.4 mW/K.
9. Recommended operating conditions
Table 5. Limiting valuesIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
VCC supply voltage 0.5 +7.0 V input voltage 0.5 +7.0 V
IIK input clamping current VI < 0.5 V [1] 20 - mA
IOK output clamping current VO < 0.5 V or VO >VCC +0.5V [1]- 20 mA output current 0.5 V < VO
ICC supply current - 75 mA
IGND ground current 75 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40Cto +125 C [2]- 250 mW
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
VCC supply voltage 2.0 5.0 5.5 4.5 5.0 5.5 V input voltage 0 - 5.5 0 - 5.5 V output voltage 0 - VCC 0- VCC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise
and fall rate
VCC = 3.3 V 0.3 V - - 100 - - - ns/V
VCC = 5.0 V 0.5 V - - 20 - - 20 ns/V
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
10. Static characteristicsTable 7. Static characteristics
Voltages are referenced to GND (ground = 0 V).
74AHC2G08
VIH HIGH-level
input voltage
VCC = 2.0 V 1.5 - - 1.5 - 1.5 - V
VCC = 3.0 V 2.1 - - 2.1 - 2.1 - V
VCC = 5.5 V 3.85- - 3.85 - 3.85 - V
VIL LOW-level
input voltage
VCC = 2.0 V - - 0.5 - 0.5 - 0.5 V
VCC = 3.0 V - - 0.9 - 0.9 - 0.9 V
VCC = 5.5 V - - 1.65- 1.65 - 1.65 V
VOH HIGH-level
output voltage = VIH or VIL = 50 A; VCC= 2.0 V 1.9 2.0 - 1.9 - 1.9 - V = 50 A; VCC= 3.0 V 2.9 3.0 - 2.9 - 2.9 - V = 50 A; VCC= 4.5 V 4.4 4.5 - 4.4 - 4.4 - V = 4.0 mA; VCC= 3.0 V 2.58- - 2.48 - 2.40 - V = 8.0 mA; VCC= 4.5 V 3.94- - 3.8 - 3.70 - V
VOL LOW-level
output voltage = VIH or VIL = 50 A; VCC= 2.0 V - 0 0.1 - 0.1 - 0.1 V = 50 A; VCC= 3.0 V - 0 0.1 - 0.1 - 0.1 V = 50 A; VCC= 4.5 V - 0 0.1 - 0.1 - 0.1 V = 4.0 mA; VCC= 3.0 V - - 0.36- 0.44 - 0.55 V = 8.0 mA; VCC= 4.5 V - - 0.36- 0.44 - 0.55 V input leakage
current= 5.5Vor GND;
VCC =0 Vto 5.5V - 0.1 - 1.0 - 2.0 A
ICC supply currentVI =VCCor GND; IO = 0 A;
VCC= 5.5 V - 1.0 - 10 - 40 A input
capacitance 1.5 10 - 10 - 10 pF
74AHCT2G08
VIH HIGH-level
input voltage
VCC = 4.5 V to 5.5 V 2.0 - - 2.0 - 2.0 - V
VIL LOW-level
input voltage
VCC = 4.5 V to 5.5 V - - 0.8 - 0.8 - 0.8 V
VOH HIGH-level
output voltage = VIH or VIL; VCC= 4.5 V = 50A 4.4 4.5 - 4.4 - 4.4 - V = 8.0 mA 3.94- - 3.8 - 3.70 - V
VOL LOW-level
output voltage = VIH or VIL; VCC= 4.5 V = 50A - 0 0.1 - 0.1 - 0.1 V = 8.0 mA - - 0.36- 0.44 - 0.55 V input leakage
current= 5.5Vor GND;
VCC =0 Vto 5.5V - 0.1 - 1.0 - 2.0 A
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
11. Dynamic characteristics
ICC supply currentVI =VCCor GND; IO = 0 A;
VCC= 5.5 V - 1.0 - 10 - 40 A
ICC additional
supply current
per input pin; VI =3.4V;
other inputs at VCCor GND; =0 A; VCC = 5.5 V - 1.35- 1.5 - 1.5 mA input
capacitance 1.5 10 - 10 - 10 pF
Table 7. Static characteristics …continued
Voltages are referenced to GND (ground = 0 V).
Table 8. Dynamic characteristics
GND = 0 V; for test circuit see Figure7.
74AHC2G08
tpd propagation
delay
nA, nBto nY; see Figure6 [1]
VCC = 3.0 V to 3.6 V [2]=15pF - 4.6 8.8 1.0 10.5 1.0 12.0 ns=50pF - 6.5 12.3 1.0 14.0 1.0 16.0 ns
VCC = 4.5 V to 5.5 V [3]=15pF - 3.2 5.9 1.0 7.0 1.0 8.0 ns=50pF - 4.6 7.9 1.0 9.0 1.0 10.5 ns
CPD power
dissipation
capacitance
per buffer; =50pF;fi =1 MHz; =GNDto VCC
[4] -17- - - - - pF
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
[1] tpd is the same as tPLH and tPHL.
[2] Typical values are measured at VCC = 3.3 V.
[3] Typical values are measured at VCC = 5.0 V.
[4] CPD is used to determine the dynamic power dissipation (PD in W). =CPD VCC2fi N+ (CL VCC2 fo) where:= input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC= supply voltage in V;= number of inputs switching;
(CL VCC2fo)= sum of the outputs.
12. Waveforms
74AHCT2G08
tpd propagation
delay
nA, nBto nY; see Figure6 [1]
VCC = 4.5 V to 5.5 V [3]=15pF - 3.6 6.2 1.0 7.1 1.0 8.0 ns=50pF - 5.1 7.9 1.0 9.0 1.0 10.5 ns
CPD power
dissipation
capacitance
per buffer; =50pF;fi =1 MHz; =GNDto VCC
[4] -19- - - - - pF
Table 8. Dynamic characteristics …continued
GND = 0 V; for test circuit see Figure7.
Table 9. Measurement points
74AHC2G08 0.5VCC 0.5VCC
74AHCT2G08 1.5 V 0.5VCC
NXP Semiconductors 74AHC2G08; 74AHCT2G08
Dual 2-input AND gate
Table 10. Test data
74AHC2G08 VCC 3ns 15 pF, 50 pF 1 k open GND VCC
74AHCT2G08 3V 3ns 15 pF, 50 pF 1 k open GND VCC