74ACT273TTR ,OCTAL D-TYPE FLIP FLOP WITH CLEAR74ACT273OCTAL D-TYPE FLIP FLOP WITH CLEAR ■ HIGH SPEED:f = 190MHz (TYP.) at V = 5VMAX CC■ LOW POW ..
74ACT273TTR ,OCTAL D-TYPE FLIP FLOP WITH CLEARAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74ACT280 ,9 BIT PARITY GENERATOR/CHECKER74ACT2809 BIT PARITY GENERATOR/CHECKER ■ HIGH SPEED: t = 7ns (TYP.) at V = 5VPD CC■ LOW POWER DISS ..
74ACT280M ,9 BIT PARITY GENERATOR/CHECKER74ACT2809 BIT PARITY GENERATOR/CHECKER ■ HIGH SPEED: t = 7ns (TYP.) at V = 5VPD CC■ LOW POWER DISS ..
74ACT299 ,8-Input Universal Shift/Storage Register with Common I/O Pins74ACT2998 BIT PIPO SHIFT REGISTERWITH ASYNCHRONOUS CLEAR ■ HIGH SPEED: f = 240MHz (TYP.) at V = 5V ..
74ACT299 ,8-Input Universal Shift/Storage Register with Common I/O Pins
74HC221D ,Dual non-retriggerable monostable multivibrator with resetFEATURES jitter-free triggering from inputs with slow transition rates,providing the circuit with e ..
74HC221D ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221D ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221D. ,Dual non-retriggerable monostable multivibrator with resetfeatures an activet = 0.7C RW EXT EXTLOW-going edge input (nA) and an active HIGH-goingPin assignme ..
74HC221DB ,74HC/HCT221; Dual non-retriggerable monostable multivibrator with resetINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC237D ,74HC237; 3-to-8 line decoder, demultiplexer with address latchesGeneral descriptionThe 74HC237 is a high-speed Si-gate CMOS device and is pin compatible with low p ..
74ACT273M-74ACT273TTR
OCTAL D-TYPE FLIP FLOP WITH CLEAR
1/11April 2001 HIGH SPEED:
fMAX = 190MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION:CC = 4 μA (MAX.) at TA =25°C COMPATIBLE WITH TTL OUTPUTSIH = 2V (MIN.), VIL = 0.8V (MAX.) 50Ω TRANSMISSION LINE DRIVING
CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS:PLH ≅ tPHL OPERATING VOLTAGE RANGE:CC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 273 IMPROVED LATCH-UP IMMUNITY
DESCRIPTIONThe 74ACT273 is an advanced high-speed CMOS
OCTAL D-TYPE FLIP FLOP WITH CLEAR
fabricated with sub-micron silicon gate and
double-layer metal wiring C2 MOS technology.
Information signals applied to D inputs are
transfered to the Q output on the positive-going
edge of the clock pulse.
When the CLEAR input is held low, the Q outputs
are held low independentely of the other inputs.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74ACT273OCTAL D-TYPE FLIP FLOP WITH CLEAR
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74ACT2732/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays
74ACT2733/11
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS 1) VIN from 0.8V to 2.0V
74ACT2734/11
DC SPECIFICATIONS 1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50Ω
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
(*) Voltage range is 5.0V ± 0.5V
74ACT2735/11
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
74ACT2736/11
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
