74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEARAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEAR54AC/74AC174 54ACT/74ACT174HexDFlip-FlopwithMasterReset#March199354AC/74AC174 54ACT/74ACT174#HexDFl ..
74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEAR74AC174HEX D-TYPE FLIP FLOP WITH CLEAR ■ HIGH SPEED: f = 250MHz (TYP.) at V = 5VMAX CC■ LOW POWER ..
74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEAR
74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEAR
74AC174 ,HEX D-TYPE FLIP FLOP WITH CLEAR
74HC05 ,HEX INVERTERS WITH OPEN DRAIN OUTPUTSTC74HC05AP/AFl Ill‘vlel ' I‘. Ill‘vlelHEX |NVERTER(OPEN DRAIN)The TC74HCO5A is a high speed CMOS IN ..
74HC08DB ,74HC08; 74HCT08; Quad 2-input AND gate
74HC08DB ,74HC08; 74HCT08; Quad 2-input AND gate
74HC08DB ,74HC08; 74HCT08; Quad 2-input AND gate
74HC107D ,Dual JK flip-flop with reset; negative-edge triggerGENERAL DESCRIPTIONoperation.The 74HC/HCT107 are high-speed Si-gate CMOS devicesThe reset (nR) is a ..
74HC107N ,Dual JK flip-flop with reset; negative-edge triggerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74AC174
HEX D-TYPE FLIP FLOP WITH CLEAR
1/11April 2001 HIGH SPEED:
fMAX = 250MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION:CC = 4μA(MAX.) at TA =25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28 % VCC (MIN.) 50Ω TRANSMISSION LINE DRIVING
CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE:OH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS:PLH ≅ tPHL OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 174 IMPROVED LATCH-UP IMMUNITY
DESCRIPTIONThe 74AC174 is an advanced high-speed CMOS
HEX D-TYPE FLIP FLOP WITH CLEAR
fabricated with sub-micron silicon gate and
double-layer metal wiring C2 MOS tecnology.
Information signals applied to D inputs are
transferred to the Q output on the positive going
edge of the clock pulse.
When the CLEAR input is held low, the Q outputs
are held low independentely of the other inputs.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74AC174HEX D-TYPE FLIP FLOP WITH CLEAR
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74AC1742/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
LOGIC DIAGRAM This logic diagram has not to be used to estimate propagation delays
74AC1743/11
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS 1) VIN from 30% to 70% of VCC
74AC1744/11
DC SPECIFICATIONS 1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50Ω
74AC1745/11
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/6 (per circuit)
74AC1746/11
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
