74ABT543CSCX ,Octal Registered Transceiver with 3-STATE OutputsGeneral Description Guaranteed output skewThe ABT543 octal transceiver contains two sets of D-type ..
74ABT544N ,Octal latched transceiver with dual enable, inverting 3-State
74ABT544N ,Octal latched transceiver with dual enable, inverting 3-State
74ABT573 ,Octal D-Type Latch with TRI-STATE Outputs
74ABT573APW ,Octal D-type transparent latch (3-State)
74ABT573APW ,Octal D-type transparent latch (3-State)
74FCT245 , BiCMOS FCT Interface Logic, Octal-Bus Tranceivers, Three-State
74FCT245 , BiCMOS FCT Interface Logic, Octal-Bus Tranceivers, Three-State
74FCT245 , BiCMOS FCT Interface Logic, Octal-Bus Tranceivers, Three-State
74FCT374A ,Octal D Flip-Flop with TRI-STATE OutputsFunctional Description
The 'FCT374A consists of eight edge-triggered tlip-flops
with individual ..
74FCT534 ,Octal D Flip-Flop with TRI-STATE Outputsfeatures GTO output control and undershootYTTL/CMOS input and output level compatiblecorrector in a ..
74FCT534 ,Octal D Flip-Flop with TRI-STATE Outputsapplications. A buff- NSC 54/74FCT534 is pin and functionally equivalent toered Clock (CP) and Outp ..
74ABT543CMSA-74ABT543CMTC-74ABT543CMTCX-74ABT543CSC-74ABT543CSCX
Octal Registered Transceiver with 3-STATE Outputs
74ABT543 Octal Registered Transceiver with 3-STATE Outputs November 1992 Revised January 1999 74ABT543 Octal Registered Transceiver with 3-STATE Outputs � Separate controls for data flow in each direction General Description � Guaranteed output skew The ABT543 octal transceiver contains two sets of D-type � Guaranteed multiple output switching specifications latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs � Output switching specified for both 50 pF and 250 pF are provided for each register to permit independent con- loads trol of inputting and outputting in either direction of data � Guaranteed simultaneous switching noise level and flow. dynamic threshold performance � Guaranteed latchup protection Features � High impedance glitch free bus loading during entire � Back-to-back registers for storage power up and power down cycle � Bidirectional data path � Nondestructive hot insertion capability � A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA Ordering Code: Order Number Package Number Package Description 74ABT543CSC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body 74ABT543CMSA MSA24 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 74ABT543CMTC MTC24 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Connection Diagram Pin Descriptions Pin Assignment for Pin Names Description SOIC, SSOP and TSSOP OEAB, OEBA Output Enable Inputs LEAB, LEBA Latch Enable Inputs CEAB, CEBA Chip Enable Inputs A –A Side A Inputs or 3-STATE Outputs 0 7 B –B Side B Inputs or 3-STATE Outputs 0 7 © 1999 DS011508.prf
