IC Phoenix
 
Home ›  771 > 74ABT16374CMTD-74ABT16374CMTDX-74ABT16374CSSC-74ABT16374CSSCX,16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CMTD-74ABT16374CMTDX-74ABT16374CSSC-74ABT16374CSSCX Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74ABT16374CMTDFAIRCHILN/a73avai16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CMTDXF ?N/a12avai16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CMTDXFSCN/a4000avai16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CSSCNSN/a32avai16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CSSCXFAIRCHILDN/a1000avai16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374CSSCXFAIRCHILN/a146avai16-Bit D Flip-Flop with 3-STATE Outputs


74ABT16374CMTDX ,16-Bit D Flip-Flop with 3-STATE Outputsapplications. The device is byte controlled. A buffered clock

74ABT16374CMTD-74ABT16374CMTDX-74ABT16374CSSC-74ABT16374CSSCX
16-Bit D Flip-Flop with 3-STATE Outputs
74ABT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs March 1994 Revised November 1999 74ABT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs General Description Features The ABT16374 contains sixteen non-inverting D-type flip-Separate control logic for each byte flops with 3-STATE outputs and is intended for bus oriented16-bit version of the ABT374 applications. The device is byte controlled. A buffered clock Edge-triggered D-type inputs (CP) and Output Enable (OE) are common to each byte Buffered Positive edge-triggered clock and can be shorted together for full 16-bit operation. High impedance glitch free bus loading during entire power up and power down cycle Non-destructive hot insertion capability Guaranteed latch-up protection Ordering Code: Order Number Package Number Package Description 74ABT16374CSSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 74ABT16374CMTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Connection Diagram Pin Descriptions Pin Name Description OE 3-STATE Output Enable Input (Active LOW) n CP Clock Pulse Input (Active Rising Edge) n D –D Data Inputs 0 15 O –O 3-STATE Outputs 0 15 © 1999 DS011668
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED