5962-8680202VA ,10-Bit, A/D Converter, Complete with Reference and Clockspecifications are guaranteed, although only those shown in boldface are tested on all production u ..
5962-8681401RA ,High Speed CMOS Logic Octal D-Type Positive-Edge Triggered Inverting Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC534, ’HCT534, ’HC564, and ’HCT564 are high speedOctal ..
5962-8681701EA ,High Speed CMOS Logic 8-Bit Shift Register with Input StorageMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
5962-8682001EA ,High Speed CMOS Logic Hex Non-Inverting BuffersMaximum Ratings Thermal InformationDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . . ..
5962-8682101EA ,High Speed CMOS Logic BCD to Decimal Decoder (1 of 10) SCLS091D − DECEMBER 1982 − REVISED SEPTEMBER 2003 ..
5962-8682701EA ,High Speec CMOS Logic 4-Bit Parallex Access RegisterFEATURESSN54HC195 . . . J PACKAGE• Synchronous Parallel Load(TOP VIEW)• Positive-Edge-Triggered Clo ..
7405 ,Hex InvertersGeneral Description
This device contains six independent gates each of which
performs the logic ..
7407 , Hex Buffers with High Voltage Open-Collector Outputs
7407 , Hex Buffers with High Voltage Open-Collector Outputs
7407 , Hex Buffers with High Voltage Open-Collector Outputs
7407 , Hex Buffers with High Voltage Open-Collector Outputs
7413 ,Power MOSFET(Vdss=30V/ Id=12A)ApplicationsDSS DS(on) D High frequency DC-DC converters30V 11@V = 10V 12A GSBenefitsAA Low Gate ..
5962-8680202VA
10-Bit, A/D Converter, Complete with Reference and Clock
FUNCTIONAL BLOCK DIAGRAM10-Bit A/D Converter
FEATURES
Complete A/D Converter with Reference and Clock
Fast Successive Approximation Conversion:40 ms max
No Missing Codes Over Temperature
08C to +708C:AD571K
–558C to +1258C:AD571S
Digital Multiplexing:Three-State Outputs
18-Pin Ceramic DIP
Low Cost Monolithic Construction
PRODUCT DESCRIPTIONThe AD571 is an 10-bit successive approximation A/D con-
verter consisting of a DAC, voltage reference, clock, compara-
tor, successive approximation register and output buffers—all
fabricated on a single chip. No external components are re-
quired to perform a full accuracy 10-bit conversion in 40 μs.
Operating on supplies of +5 V to +15 V and –15 V, the
AD571 will accepts analog inputs of 0 V to +10 V unipolar of5 V bipolar, externally selectable. When the BLANK and
CONVERT input is driven low, the three-state outputs will be
open and a conversion will commence. Upon completion of the
conversion, the DATA READY line goes low and the data ap-
pears at the output. Pulling the BLANK and CONVERT input
high blanks the outputs and readies the device for the next con-
version. The AD571 executes a true 10-bit conversion with no
missing codes in 40 μs maximum.
The AD571 is available in two version for the 0°C to +70°C
temperature range, the AD571J and K. The AD571S guarantees
10-bit accuracy and no missing codes from –55°C to +125°C.
*Covered by Patent Nos. 3,940,760; 4,213,806; 4,136,349.REV.A
PRODUCT HIGHLIGHTSThe AD571 is a complete 10-bit A/D converter. No external
components are required to perform a conversion. Full-scale
calibration accuracy of ±0.3% is achieved without external
trims.The AD571 is a single chip device employing the most ad-
vanced IC processing techniques. Thus, the user has at his
disposal a truly precision component with the reliability and
low cost inherent in monolithic construction,The AD571 accepts either unipolar (0 V to +10 V) or bipolar
(–5 V to +5 V) analog inputs by grounding or opening a
single pin.The device offers true 10-bit accuracy and exhibits no miss-
ing codes over its entire operating temperature range.Operation is guaranteed with –15 V and +5 V or +15 V sup-
plies. The device will also operate with a –12 V supply.
AD571–SPECIFICATIONS
(TA = +258C, V+ = +5 V, V– = –12 V or –15 V, all voltages measured with respect to
digital common, unless otherwise noted)ANALOG INPUT RANGES
POWER SUPPLY
OPERATING CURRENT
PACKAGE OPTION
NOTESThe data output lines have active pull-ups to source 0.5 mA. The DATA READY line is open collector with a nominal 6 kΩ internal pull-up resistor.For details on grade and package offerings for SD-grade in accordance with MIL-STD-883, refer to Analog Devices’ Military Products databook or current /883B
data sheet.
Specifications subject to change without notice.
Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min
and max specifications are guaranteed, although only those shown in boldface are tested on all production units.
ABSOLUTE MAXIMUM RATINGSV+ to Digital Common
AD571J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0 V to +7 V
AD571K . . . . . . . . . . . . . . . . . . . . . . . . . . . .0 V to +16.5 V
V– to Digital Common . . . . . . . . . . . . . . . . . . .0 V to –16.0 V
Analog Common to Digital Common . . . . . . . . . . . . . . .±1 V
Analog Input to Analog Common . . . . . . . . . . . . . . . . .±15 V
Control Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0 V to V+
Digital Outputs (Blank Mode) . . . . . . . . . . . . . . . . . .0 V to V+
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . .800 mW
CIRCUIT DESCRIPTIONThe AD571 is a complete 10-bit A/D converter which requires
no external components to provide the complete successive-
approximation analog-to-digital conversion function. A block
diagram of the AD571 is shown on front page of this data sheet.
Upon receipt of the CONVERT command, the internal 10-bit
current output DAC is sequenced by the I2L successive-
approximation register (SAR) from its most-significant bit
(MSB) to least-significant bit (LSB) to provide an output cur-
rent which accurately balances the input signal current through
the 5 kΩ input resistor. The comparator determines whether the
addition of each successively-weighted bit current causes the
DAC current sum to be greater or less than the input current; if
the sum is less the bit is left on, if more, the bit is turned off. Af-
ter testing all the bits, the SAR contains a 10-bit binary code
which accurately represents the input signal to within ±1/2 LSB
(0.05%).
Upon completion of the sequence, the SAR sends out a DATA
READY signal (active low), which also brings the three-state
buffers out of their “open” state, making the bit output lines be-
come active high or low, depending on the code in the SAR.
When the BLANK and CONVERT line is brought high, the
output buffers again go “open”, and the SAR is prepared for
another conversion cycle. Details of the timing are given in the
Control and Timing section.
The temperature compensated buried Zener reference provides
the primary voltage reference to the DAC and guarantees excel-
lent stability with both time and temperature. The bipolar offset
input controls a switch which allows the positive bipolar offset
current (exactly equal to the value of the MSB less 1/2 LSB)
to be injected into the summing (+) node of the comparator to
offset the DAC output. Thus the nominal 0 V to +10 V unipo-
lar input range becomes a –5 V to +5 V range. The 5 kΩ thin-
film input resistor is trimmed so that with a full-scale input
signal, an input current will be generated which exactly matches
the DAC output with all bits on. (The input resistor is trimmed
slightly low to facilitate user trimming, as discussed on the next
page.)
POWER SUPPLY SELECTIONThe AD571 is designed for optimum performance using a +5 V
and –15 V supply, for which the AD571J and AD571S are
specified. AD571K will also operate with up to a +15 V supply,
which allows direct interface to CMOS logic. The input logic
threshold is a function of V+ as shown in Figure 1. The supply
current drawn by the device is a function of both V+ and the
V+ – Volts
Volts89101112131415Figure 1.Logic Threshold (AD571K Only)
V+/V– – Volts
SUPPLY CURRENT – mA101112131415
4.5Figure 2.Supply Currents vs. Supply Levels and
Operating Modes
CONNECTING THE AD571 FOR STANDARD OPERATIONThe AD571 contains all the active components required to per-
form a complete A/D conversion. For most situations, all that is
necessary is connection of the power supply (+5 V and –15 V), the
analog input, and the conversion start pulse. However, there are
some features and special connections which should be consid-
ered for optimum performance. The functional pinout is shown
in Figure 3.
AD571
BIT 9
BIT 8
BIT 10 (LSB)
DATA READY
BIT 5
BIT 4
BIT 3
ANALOG IN
BIT 7
BIT 6
DIGITAL COM
BIT 2BLK AND CONV
(MSB) BIT 1V+
ANALOG COM
BIPOLAR OFFFigure 3.AD571 Pin Connections
FULL-SCALE CALIBRATIONThe 5 kΩ thin-film input resistor is laser trimmed to produce a
current which matches the full-scale current of the internal
DAC—plus about 0.3%—when a full-scale analog input voltage
of 9.990 volts (10 volts—1 LSB) is applied at the input. The in-
put resistor is trimmed in this way so that if a fine trimming po-
tentiometer is inserted in series with the input signal, the input
current at the full-scale input voltage can be trimmed down to
match the DAC full-scale current as precisely as desired. How-
ever, for many applications the nominal 9.99 volt full scale can
be achieved to sufficient accuracy by simply inserting a 15 Ω re-
sistor in series with the analog input to Pin 13. Typical full-scale
calibration error will then be about ±2 LSB or ±0.2%. If a more
precise calibration is desired, a 50 Ω trimmer should be used in-
stead. Set the analog input at 9.990 volts, and set the trimmer
so that the output code is just at the transition between
1111111110 and 1111111111. Each LSB will then have a weight
of 9.766 mV. If a nominal full scale of 10.24 volts is desired
(which makes the LSB have a value of exactly 10.00 mV), a
100 Ω resistor in series with a 100 Ω trimmer (or a 200 Ω trim-
mer with good resolution) should be used. Of course, larger
full-scale ranges can be arranged by using a larger input resistor,
but linearity and full-scale temperature coefficient may be com-
promised if the external resistor becomes a sizable percentage
of 5 kΩ.
BIT 9
BIT 8
BIT 5
BIT 4
BIT 3
ANALOG IN
BIT 7
BIT 6
BIT 2
(MSB) BIT 1Figure 4.Standard AD571 Connections
BIPOLAR OPERATIONThe standard unipolar 0 V to +10 V range is obtained by short-
ing the bipolar offset control pin to digital common. If the pin is
left open, the bipolar offset current will be switched into the
1000000000 and 4.99 volts at the input yields the 1111111111).
The bipolar offset control input is not directly TTL compatible,
but a TTL interface for logic control can be constructed as
shown in Figure 5.
10 BITS
+5V
–15VFigure 5.Bipolar Offset Controlled by Logic Gate
Gate Output = 1: Unipolar 0 V–10 V Input Range
Gate Output = 0: Bipolar ±5 V Input Range
COMMON-MODE RANGEThe AD571 provides separate analog and digital common con-
nections. The circuit will operate properly with as much as
±200 mV of common-mode range between the two commons.
This permits more flexible control of system common bussing
and digital and analog returns.
In normal operation the analog common terminal may generate
transient currents of up to 2 mA during a conversion. In addi-
tion, a static current of about 2 mA will flow into analog com-
mon in the unipolar mode after a conversion is complete. An
additional 1 mA will flow in during a blank interval with zero
analog input. The analog common current will be modulated by
the variations in input signal.
The absolute maximum voltage rating between the two com-
mons is ±1 volt. We recommend that a parallel pair of back-to-
back protection diodes can be connected between the commons
if they are not connected locally.
SUPPLY CURRENTS – mA
TEMPERATURE – °C
I –15V,C
I +15V,B
I +5V,C
I +5V,B
C = CONVERT MODE
B = BLANK MODE
NOTE: During a conversion transient currents from the analog
common terminal will disturb the offset voltage. Capacitive de-
coupling should not be used around the offset network. These
transients will settle as appropriate during a conversion. Capaci-
tive decoupling will “pump up” and fail to settle resulting in
conversion errors. Power supply decoupling which returns to
analog signal common should go to the signal input side of the
resistive offset network.
000000000010mV30mV50mV
INPUT VOLTAGE
OUTPUT
CODE
NORMAL CHARACTERISTICS
REFERRED TO ANALOG COMMON
000000000010mV30mV50mV
INPUT VOLTAGE
OUTPUT
CODE
OFFSET CHARACTERISTICS WITH
2.7Ω IN SERIES WITH ANALOG COMMONFigure 8.AD571 Transfer Curve—Unipolar Operation
(Approximate Bit Weights Shown for Illustration, Nominal
Bit Weights , 9.766 mV)
BIPOLAR CONNECTIONTo obtain the bipolar –5 V to +5 V range with an offset binary
output code the bipolar offset control pin is left open.
A –5.0 volt signal will give a 10-bit code of 0000000000; an in-
put of 0.00 volts results in an output code of 1000000000;
+4.99 volts at the input yields 1111111111. The nominal trans-
fer curve is shown in Figure 9.
ZERO OFFSETThe apparent zero point of the AD571 can be adjusted by
inserting an offset voltage between the analog common of the
device and the actual signal return or signal common. Figure 7
illustrates two methods of providing this offset. Figure 7a shows
how the converter zero may be offset by up to ±3 bits to correct
the device initial offset and/or input signal offsets. As shown, the
circuit gives approximately symmetrical adjustment in unipolar
mode. In bipolar mode R2 should be omitted to obtain a sym-
metrical range.
SIGNAL COMMON
+15V
ZERO OFFSET ADJ±3 BIT RANGE
–15VFigure 7a.
SIGNAL COMMON
1/2 BIT ZERO OFFSETFigure 7b.
Figure 8 shows the nominal transfer curve near zero for an
AD571 in unipolar mode. The code transitions are at the edges
of the nominal bit weights. In some applications it will be pref-
erable to offset the code transitions so that they fall between the
nominal bit weights, as shown in the offset characteristics. This
offset can easily be accomplished as shown in Figure 7b. At bal-
ance (after a conversion) approximately 2 mA flows into the
analog common terminal. A 2.7 Ω resistor in series with this
terminal will result in approximately the desired 1/2 bit offset of
the transfer characteristics. The nominal 2 mA analog common
current is not closely controlled in production. If high accuracy
is required, a 5 Ω potentiometer (connected as a rheostat) can
be used as R1. Additional negative offset range may be obtained
by using larger values of R1. Of course, if the zero transition
point is changed, the full-scale transition point will also move.
Thus, if an offset of 1/2 LSB is introduced, full-scale trimming
as described on previous page should be done with an analog in-
put of 9.985 volts.
AD571BLANK and CONVERT line is driven low and at the end of
conversion, which is indicated by DATA READY going low, the
conversion result will be present at the outputs. When this data
has been read from the 10-bit bus, BLANK and CONVERT is
restored to the blank mode to clear the data bus for other con-
verters. When several AD571s are multiplexed in sequence, a
new conversion may be started in one AD571 while data is
being read from another. As long as the data is read and the first
AD571 is cleared within 15 μs after the start of conversion of the
second AD571, no data overlap will occur.
Figure 11.Convert Pulse Mode
Figure 12.Multiplex Mode
SAMPLE-HOLD AMPLIFIER CONNECTION TO THE
AD571Many situations in high-speed acquisition systems or digitizing
of rapidly changing signals require a sample-hold amplifier
(SHA) in front of the A-D converter. The SHA can acquire and
hold a signal faster than the converter can perform a conversion.
A SHA can also be used to accurately define the exact point in
time at which the signal is sampled. For the AD571, a SHA can
also serve as a high input impedance buffer.
Figure 13 shows the AD571 connected to the AD582 mono-
lithic SHA for high speed signal acquisition. In this configura-
tion, the AD582 will acquire a 10 volt signal in less than 10 μs
with a droop rate less than 100 μV/ms. The control signals are
arranged so that when the control line goes low, the AD582 is put
into the “hold” mode, and the AD571 will begin its conversion
cycle. (The AD582 settles to final value well in advance of the
first comparator decision inside the AD571). The DATA
READY line is fed back to the other side of the differential
input control gate so that the AD582 cannot come out of the
“hold” mode during the conversion cycle. At the end of the con-
version cycle, the DATA READY line goes low, automatically
placing the AD582 back into the sample mode. This feature al-
lows simple control of both the SHA and the A-D converter
with a single line. Observe carefully the ground, supply, and by-
pass capacitor connections between the two devices. This will
minimizes ground noise and interference during the conversion
cycle to give the most accurate measurements.
CONTROL AND TIMING OF THE AD571There are several important timing and control features on the
AD571 which must be understood precisely to allow optimal
interfacing to microprocessor or other types of control systems.
All of these features are shown in the timing diagram in Figure
The normal standby situation is shown at the left end of the
drawing. The BLANK and CONVERT (B & C) line is held
high, the output lines will be “open”, and the DATA READY
(DR) line will be high. This mode is the lowest power state of
the device (typically 150 mW). When the (B & C ) line is
brought low, the conversion cycle is initiated; but the DR and
data lines do not change state. When the conversion cycle is
complete, the DR line goes low, and within 500 ns, the data
lines become active with the new data.
About 1.5 μs after the B & C line is again brought high, the DR
line will go high and the data lines will go open. When the
B & C line is again brought low, a new conversion will begin.
The minimum pulse width for the B & C line to blank previous
data and start a new conversion is 2 μs. If the B & C line is
brought high during a conversion, the conversion will stop, and
the DR and data lines will not change. If a 2 μs or longer pulse
is applied to the B & C line during a conversion, the converter
will clear and start a new conversion cycle.
Figure 10.AD571 Timing and Control Sequences
CONTROL MODES WITH BLANK AND CONVERTThe timing sequence of the AD571 discussed above allows the
device to be easily operated in a variety of systems with differing
control modes. The two most common control modes, the Con-
vert Pulse Mode and the Multiplex Mode, are illustrated here.
Convert Pulse Mode–In this mode, data is present at the output
of the converter at all times except when conversion is taking
place. Figure 11 illustrates the timing of this mode. The BLANK
and CONVERT line is normally low and conversions are trig-
gered by a positive pulse. A typical application for this timing
mode is shown in Figure 14, in which μP bus interfacing is
easily accomplished with three-state buffers.
Multiplex Mode—In this mode the outputs are blanked except
when the device is selected for conversion and readout; this tim-
ing is shown in Figure 12. A typical AD571 multiplexing appli-
cation is shown in Figure 15.
This operating mode allows multiple AD571 devices to drive
