54LS164DMQB ,8-Bit Serial In/Parallel Out Shift RegistersFeaturesYGated (enable/disable) serial inputsThese 8-bit shift registers feature gated serial input ..
54LS165 ,8-BIT PARALLEL IN/SERIAL OUTPUT SHIFT REGISTERSFeatures
lished through a 2-input NOR gate, per-
" used as a clock-inhibit function. Hold-
''k ..
54LS168DMQB ,54LS168 Synchronous Bi-Directional BCD Decade Counter54LS168SynchronousBi-DirectionalBCDDecadeCounterJune198954LS168SynchronousBi-DirectionalBCDDecadeCo ..
54LS193DMQB ,7 V, synchronous 4-bit up/down binary counter with dual clockElectrical Characteristics"
table are not guaranteed at the absolute maximum ratings.
The "Recomm ..
54LS194A ,4-Bit Bidirectional Universal Shift RegisterFeaturesShift left (in the direction Q toward Q )D A YParallel inputs and outputsInhibit clock (do ..
54LS194ADMQB ,4-Bit Bidirectional Universal Shift RegisterFeaturesShift left (in the direction Q toward Q )D A YParallel inputs and outputsInhibit clock (do ..
6TQ040 ,40V 6A Schottky Discrete Diode in a TO-220AC packageapplications are in switching powerI Rectangular 6 AF(AV)supplies, converters, free-wheeling diodes ..
6TQ040PBF , Schottky Rectifier, 6 A
6TQ045 ,45V 6A Schottky Discrete Diode in a TO-220AC packageFeaturesThe 6TQ Schottky rectifier series has been optimized for lowreverse leakage at high tempe ..
6TQ045S ,45V 6A Schottky Discrete Diode in a D2-Pak packageFeaturesThe 6TQ Schottky rectifier series has been optimized for lowreverse leakage at high tempe ..
7001 ,900 MHz THREE GAIN LEVEL LNAapplications. STB7001 is housed in asmall industry-standard MSOP8 surface mountpackage, requiring v ..
7002 ,1.8GHz THREE GAIN LEVEL LNASTB70021.8GHz THREE GAIN LEVEL LNA• FULLY INTEGRATED 1.8GHz LNA• THREE GAIN LEVELS (0dB, 18dB, 26dB ..
54LS164DMQB
8-Bit Serial In/Parallel Out Shift Registers
TL/F/6398
54LS164/DM54LS164/DM74LS164
8-Bit
Serial
In/Parallel
Out
Shift
Registers
June 1989
54LS164/DM54LS164/DM74LS164
8-Bit Serial In/Parallel Out Shift Registers
General Description
These 8-bit shift registers feature gated serial inputsandan
asynchronous clear.Alow logic levelat either input inhibits
entryofthenew data,and resetsthefirst flip-floptothelow
levelatthe next clock pulse, thus providing complete con-
trol over incoming data.A high logic levelon either input
enablesthe other input, whichwill then determinethe statethefirst flip-flop.Dataat theserial inputs maybe changed
whilethe clockis highorlow,but only information meeting
the setupand holdtimerequirements willbe entered. Clock-
ing occursonthe low-to-high level transitionofthe clock
input.All inputsare diode-clampedto minimize transmis-
sion-line effects.
Features Gated (enable/disable) serial inputs Fully buffered clockand serial inputs Asynchronous clear Typical clock frequency36 MHz Typical power dissipation80 mW Alternate Military/Aerospace device (54LS164)is avail-
able. Contacta National Semiconductor Sales Office/
Distributorfor specifications.
Connection Diagram
Dual-In-Line Package
TL/F/6398–1
Order Number 54LS164DMQB, 54LS164FMQB,
54LS164LMQB, DM54LS164J,DM54LS164W,
DM74LS164Mor DM74LS164N
SeeNS Package Number E20A,
J14A, M14A, N14Aor W14B
Function Table
Inputs Outputs
Clear Clock A B QA QB ... QH X X X L L ... L X X QA0 QB0 ... QH0 u H HHQAn ... QGn u LX L QAn ... QGn u XL L QAn ... QGneHigh Level (steadystate),LeLow Level (steady state)e Don’tCare(any input, includingtransitions)e Transitionfromlowtohighlevel
QA0,QB0,QH0eThe levelof QA,QB,orQH, respectively, beforethe
indicatedsteady-stateinput conditions wereestablished.
QAn,QGneThelevel ofQA orQG beforethemost recentu transitionof
the clock; indicatesa one-bitshift.
Logic Diagram
TL/F/6398–2
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
