IC Phoenix
 
Home ›  552 > 54LS114DMQB.,Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears
54LS114DMQB. Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
54LS114DMQB. |54LS114DMQBFSCN/a3664avaiDual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears


54LS114DMQB. ,Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clearsfeatures individual J, K and set inputs and com- when the Clock Pulse is HIGH and the bistable will ..
54LS11DM , TRIPLE 3-INPUT AND GATE
54LS11DM , TRIPLE 3-INPUT AND GATE
54LS11J ,Triple 3-Input AND GatesFeaturesYAlternate military/aerospace device (54LS11) is avail-Thisdevicecontainsthreeindependentga ..
54LS123 , RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
54LS125 ,Quad TRI-STATE BufferFeatureslines without external resistors. When disabled, both theYAlternate Military/Aerospace devi ..
6SW100M , CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS
6SXB47M , CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS
6SXB47M , CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS
6SXB68M , CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS
6SXB68M , CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS
6TPB100MC , standard products corresponding to the diversification of the needs


54LS114DMQB.
Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears
TL/F/10176
54LS114
Dual
Negative
Edge-Triggered
Flip-Flop
with
Common
Clocks
and
Clears
June 1989
54LS114
Dual JK Negative Edge-Triggered
Flip-Flop with Common Clocks and Clears
General Description
The ’LS114 features individualJ,Kandset inputsand com-
mon clockand common clear inputs. Whenthe clock goes
HIGHthe inputsare enabledand datawillbe accepted.The
logic leveloftheJandK inputs maybe allowedto change
whenthe Clock Pulseis HIGHandthe bistablewill perform
accordingtothe truth tableas longasthe minimum setup
timesare observed. Input datais transferredtothe outputsthe negative-going edgeofthe clock pulse.
Connection Diagram
Dual-In-Line Package
TL/F/10176–1
Order Number 54LS114DMQB,
54LS114FMQBor 54LS114LMQB
SeeNS Package Number E20A, J14Aor W14B
Logic Symbol
TL/F/10176–2
VCCePin14
GNDePin7
Pin Names Description
J1,J2,K1,K2 Data Inputs Clock Pulse Input (Active FallingEdge) DirectClear Input (Active LOW)
SD1, SD2 DirectSet Inputs (Active LOW)
Q1,Q2,Q1,Q2 Outputs
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED