54FCT273DMQB ,Octal D-Type Flip-FlopLogic DiagramDS100956-3Please note that this diagram is provided only for the understanding of logi ..
54FCT373LMQB ,Octal Transparent Latch with TRI-STATE OutputsLogic DiagramDS100957-3Please note that this diagram is provided only for the understanding of logi ..
54FCT374DMQB ,Octal D-Type Flip-Flop with TRI-STATE OutputsLogic DiagramDS100964-3Please note that this diagram is provided only for the understanding of logi ..
54FCT541DMQB ,Octal Buffer/Line Driver with TRI-STATE OutputsElectrical CharacteristicsSymbol Parameter FCT541 Units V ConditionsCCMin Typ MaxV Input HIGH Volta ..
54FCT541DMQB ,Octal Buffer/Line Driver with TRI-STATE OutputsFeaturesn Non-inverting buffersThe ’FCT541 is an octal buffer and line driver withTRI-STATE outputs ..
54FCT574D ,Octal D-Type Flip-Flop with TRI-STATE OutputsLogic DiagramDS100966-3Please note that this diagram is provided only for the understanding of logi ..
6MBI100FA-060 ,IGBT MODULEApplications
qR5-9-8MUfVf Vi-e Inverter for Motor Drive "u-.
OAC, DCtt-m'7r.vy AC'DC Servo Drive ..
6MBI100L-060 ,IGBT MODULE(L series)Applications
0 Inverter for Motor Drive
0 AC and DC Servo Drive Amplifier
O Uninterruptible ..
6MBI100S-120 ,IGBT MODULE(S series)Applications· Inverter for motor drive· AC and DC servo drive amplifier· Uninterruptible power supp ..
6MBI10L-060 ,IGBT MODULE(600V 10A)Applications
0 Inverter for Motor Drive
. AC and DC Servo Drive Amplifier
O Uninterruptible ..
6MBI10S-120 ,IGBT MODULE(1200V/10A)Applications· Inverter for motor drive· AC and DC servo drive amplifier· Uninterruptible power sup ..
6MBI15F-060 ,IGBT(600V15A)Applications
. Inverter for Motor Drive
0 AC and DC Servo Drive Amplifier
O Uninterruptible ..
54FCT273DMQB
Octal D-Type Flip-Flop
54FCT273
Octal D-Type Flip-Flop
General DescriptionThe ’FCT273has eight edge-triggered D-type flip-flops with
individualD inputs andQ outputs. The common buffered
Clock (CP) and Master Reset (MR) inputs loadand reset
(clear)all flip-flops simultaneously.
The registeris fully edge-triggered. The stateof eachDin-
put, one setup time beforethe LOW-to-HIGH clock transi-
tion,is transferredtothe corresponding flip-flop’sQ output.
All outputswillbe forced LOW independentlyof Clockor
Data inputsbya LOW voltage level onthe MRinput.Thede-
viceis usefulforapplications wherethe trueoutputonlyisre-
quiredandthe Clockand Master Resetare commontoall
storage elements.
Features Eight edge-triggeredD flip-flops Buffered common clock Buffered, asynchronous Master Reset See ’FCT377for clock enable version See ’FCT373for transparent latch version See ’FCT374for TRI-STATE® version Outputsink capabilityof32 mA, source capabilityofmA TTL inputand output level compatible CMOS power consumption Standard Microcircuit Drawing (SMD) 5962-8765601
Ordering Code
Military Package Package Description
Number54FCT273DMQB J20A 20-Lead Ceramic Dual-In-Line
54FCT273FMQB W20A 20-Lead Cerpack
54FCT273LMQB E20A 20-Lead Ceramic Leadless Chip Carrier, TypeC
Connection Diagrams
Pin Description
NamesD0–D7 Data Inputs Master Reset
(Active LOW) Clock Pulse Input
(Active Rising Edge)
Q0–Q7 Data Outputs
TRI-STATE®isa registeredtrademark ofNationalSemiconductorCorporation.
Pin AssignmentforDIP
and FlatpackDS100956-1
Pin Assignment
for LCCDS100956-2
August 1998
54FCT273
Octal
D-T
ype
Flip-Flop 1998 National Semiconductor Corporation DS100956