4027 Fast Delivery |IC PHOENIX CO.,LIMITED

4027 ,Dual J-K Master/Slave Flip-Flop with Set and ResetHCC/HCF4027BDUAL-J-K MASTER-SLAVE FLIP-FLOP. SET-RESET CAPABILITY. STATIC FLIP-FLOP OPERATION - RET ..
4029B ,Presettable Binary/Decade Up/Down CounterFeaturesA logical “1” preset enable signal allows information at the Wide supply voltage range: 3V ..
4030B ,CMOS Quad Exclusive-OR GateTC403OBP/B F/BFN(Note) The JEDEC SOP (FN) is not available inTC40303 QUAD EXCLUSIVE-OR GATE Japan.I ..
40327 , Small Signal Transistors
40406 ,Stand-off insulators with threaded terminals4040/6, 5058/6Vishay DraloricCeramic Stand-off Insulators for RF-Equipment∅ ∅ ∅ ∅ ∅ 20M6 Thread ..
4044B , CMOS QUAD 3-STATE R-S LATCHES
53398-0771 , 1.25mm (.049") Pitch PicoBlade™ Header, Surface Mount, Vertical, Lead-free, 7Circuits
535512-2 , AMPMOUD MOD 2 RECEPTACLE ASSEMBLY
53647-0474 , 0.635mm (.025") Pitch SlimStack™ Header, Surface Mount, Dual Row, VerticalStacking, 8.00 and 14.00mm (.315 and .551") Stacking Heights, Lead-free, 40 Circuitswith Embossed Tape with Cover Packaging
53885-0308 , 0.5 BOARD TO BOARD Conn PLUG Hgt=2.5mm
5400 ,Quad 2-Input NAND GateFeaturesYAlternate Military/Aerospace device (5400) is available.This device contains four independ ..
5400DM , QUAD 2-INPUT NAND GATE

4027
Dual J-K Master/Slave Flip-Flop with Set and Reset
HCC/HCF40 27B
DUAL-J-K MASTER-SLAVE FLIP-FLOP
DESCRIPTION SET-RESET CAPABILITY. STATIC FLIP-FLOP OPERATION- RETAINS
STATE INDEFINITELY WITH CLOCK LEVEL
EITHER ”HIGH”OR ”LOW”. MEDIUM SPEED OPERATION- 16MHz (typ.
clock toggle rateat 10V). STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS. QUIESCENT CURRENT SPECIFIEDTO 20V
FOR HCC DEVICE. INPUT CURRENTOF 100nAAT 18V AND 25°C
FOR HCC DEVICE. 100% TESTED FOR QUIESCENT CURRENT. MEETS ALLREQUIREMENTSOF JEDECTEN-
TATIVE STANDARDN0. 13A, ”STANDARD
SPECIFICATIONS FOR DESCRIPTIONOF”B”
SERIES CMOS DEVICES”.
TheHCC4027B(extended temperature range) and
HCF4027B (intermediate temperature range) are
monolithic integrated circuit, availablein 16-lead
dual in-line plasticor ceramic package and plastic
micro package.
The HCC/HCF4027Bisa single monolithic chipin-
tegrated circuit containingtwo identical complemen-
tary-symmetry J-K master-slave flip-flops. Each
flip-flophas provisions forindividualJ,K, Set, Reset,
and Clock input signals, BufferedQ andQ signals
are providedas outputs. This input-output arrange-
ment providesfor compatible operation with the
HCC/HCF4013B dual D-type flip-flop.
TheHCC/HCF4027Bisusefulin performing control,
register, and toggle functions. Logic levels present theJandK inputs along with internal self-steering
control thestateofeach flip-flop; changesintheflip-
flop stateare synchronous withthe positive-going
transitionofthe clock pulse.Set and reset functions
are independentofthe clock andare initiated when
(Plastic Package)
(CeramicFrit Seal Package)
ORDERCODES:
HCC4027BF HCF4027BM1
HCF4027BEY HCF4027BC1
PIN CONNECTIONS
(Micro Package)
(Plastic Chip Carrier)
FUNCTIONAL DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
VDD* Supply Voltage: HCC Types
HCF Types0.5to+200.5to+18 Input Voltage –0.5toVDD+0.5 V DC Input Current (anyone input) ±10 mA
Ptot Total Power Dissipation (per package)
Dissipationper Output Transistor
forTop=Full Package-temperature Range
Top Operating Temperature: HCC Types
HCF Types55to+125
–40to+85
Tstg Storage Temperature –65to+150 °C
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
VDD Supply Voltage: HCC Types
HCF Types
3to18
3to15 Input Voltage 0toVDD V
Top Operating Temperature: HCC Types
HCF Types55to+125
–40to+85
Stresses above those listed under ”Absolute Maximum Ratings”may cause permanent damagetothe device.Thisisa stress ratingonly
and functional operationofthe deviceat theseorany other conditions above those indicatedinthe operational sectionsofthis specificationnot implied. Exposureto absolute maximum rating conditionsfor external periodsmay affect device reliability.All voltage valuesare referredtoVSSpin voltage.
HCC/HCF4027B
LOGIC DIAGRAM AND TRUTH TABLE
Present State Next State
Inputs Output CLΔ
Outputs
JKS R Q Q Q O O O –/– IO O O I –/– IO O O O –/– OI O O I –/– OI O O X –\– ←No Change I O X X I O O I X X O I I I X X I I
ONEOF TWO IDENTICALJ-K FLIP-FLOPS
LOGICI= HIGH LEVEL
LOGICO= LOW LEVEL- LEVEL CHANGE- DON’T CARE
TRUTH TABLE
HCC/HCF4027B
STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
Test Conditions Value VO |IO|VDD TLow* 25°CTHigh*Symbol Parameter
(V) (V) (μA) (V) Min. Max. Min. Typ. Max. Min. Max.
Unit Quiescent
Current HCC
Types5 5 1 0.02 1 30
0/10 10 2 0.02 2 60
0/15 15 4 0.02 4 120
0/20 20 20 0.04 20 600
HCF
Types5 5 4 0.02 4 30
0/10 10 8 0.02 8 60
0/15 15 16 0.02 16 120
VOH Output High
Voltage5 <1 5 4.95 4.95 4.950/10 <1 10 9.95 9.95 9.95
0/15 <1 15 14.95 14.95 14.95
VOL Output Low
Voltage
5/0 <1 5 0.05 0.05 0.0510/0 <1 10 0.05 0.05 0.05
15/0 <1 15 0.05 0.05 0.05
VIH Input High
Voltage
0.5/4.5<1 5 3.5 3.5 3.51/9 <1 10 7 7 7
1.5/13.5<1 15 11 11 11
VIL Input Low
Voltage
4.5/0.5<1 5 1.5 1.5 1.59/1 <1 10 3 3 3
13.5/1.5<1 15 4 4 4
IOH Output
Drive
Current HCC
Types5 2.5 5 –2 –1.6–3.2 – 1.155 4.6 5– 0.64 – 0.51–1 – 0.36
0/10 9.5 10–1.6 –1.3–2.6 –0.9
0/15 13.5 15–4.2 –3.4–6.8 –2.4
HCF
Types5 2.5 5– 1.53 – 1.36–3.2 –1.15 4.6 5– 0.52 – 0.44–1 – 0.36
0/10 9.5 10–1.3 –1.1–2.6 –0.9
0/15 13.5 15–3.6 –3.0–6.8 –2.4
IOL Output
Sink
Current
HCC
Types5 0.4 5 0.64 0.51 1 0.36
0/10 0.5 10 1.6 1.3 2.6 0.9
0/15 1.5 15 4.2 3.4 6.8 2.4
HCF
Types5 0.4 5 0.52 0.44 1 0.36
0/10 0.5 10 1.3 1.1 2.6 0.9
0/15 1.5 15 3.6 3.0 6.8 2.4
IIH,IIL Input
Leakage
Current
HCC
Types 0/18
Any Input ±0.1 ±10–5±0.1 ±1HCF
Types 0/15 15 ±0.3 ±10–5±0.3 ±1 Input Capacitance Any Input 5 7.5 pF
*TLow=– 55°Cfor HCC device:– 40°CforHCF device.
*THigh=+ 125°Cfor HCC device:+85°CforHCF device.
HCC/HCF4027B
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb =25°C,CL= 50pF,RL= 200kΩ,
typical temperature coefficientforallVDD= 0.3%/°C values,all inputrise andfall time= 20ns)
ValueSymbol Parameter Test Conditions
VDD(V) Min. Typ. Max. Unit
tPLH,tPHL Propagation
Delay Time
ClocktoQorQ
Outputs
5150 30010 65 130 45 90
tPLH Propagation
Delay Time
SettoQor ResetQ
5150 300 65 130 45 90
tPHL Propagation
Delay Time
SettoQor ResetQ
5200 400 85 170 60 120
tTHL,tTLH Transition Time 5 100 20010 50 100 40 80 Pulse Width Clock 5 140 70 60 30 40 20 Pulse Width Setor Reset 5 180 90 80 40 50 25
tr,tf Clock Input RiseFall Time
51510 4 1
tsetup Setup Time Data 5 200 10010 75 35 50 25
fmax Maximum
Clock Input
Frequency*
Toggle Mode 5 3.5 7
MHz10 8 16 12 24 Inputtr,tf= 5ns.
HCC/HCF4027B
Typical Output Low (sink) Current Characteristics. MinimumOutput Low(sink) Current Characteristics.
Typical Output High (source) Current Charac-
teristics.
Minimum Output High (source) Current Charac-
teristics.
Typical Propagation Delay Timevs. Load Capacit-
ance (SETtoQor RESETtoQ).
Typical Propagation Delay Time vs.Load Capacit-
ance (CLOCKor SETto Q,CLOCK orRESETtoQ).
HCC/HCF4027B

Partno	Mfg	Dc	Qty	Available	Descript
4027		N/a	109	avai	Dual J-K Master/Slave Flip-Flop with Set and Reset