Microprocessor SPARClite CMOS# Technical Documentation: MB86833 High-Speed CMOS Gate Array
Manufacturer : FUJITSU (FUJ)
Document Version : 1.0
Date : October 26, 2023
---
## 1. Application Scenarios
### 1.1 Typical Use Cases
The MB86833 is a high-speed CMOS gate array designed for custom digital logic implementation where rapid development and moderate-to-high complexity are required. Its primary use cases include:
* Protocol Conversion and Interface Logic : Frequently deployed as a bridge between subsystems with differing communication standards (e.g., translating between parallel CPU buses and serial peripheral interfaces).
* Glue Logic Consolidation : Replaces multiple standard logic ICs (74-series, 4000-series) in systems, reducing component count, board space, and power consumption. Typical functions include address decoding, data multiplexing, and control signal generation.
* State Machine Implementation : Ideal for implementing medium-complexity finite state machines (FSMs) for sequence control in industrial automation, test equipment, and consumer electronics.
* Pre-Processor or Co-Processor Logic : Acts as a dedicated hardware accelerator for specific, time-critical tasks offloaded from a main microprocessor, such as data formatting, simple arithmetic, or bit-wise operations.
### 1.2 Industry Applications
* Telecommunications : Used in legacy switching equipment, modem cards, and network interface units for signal processing and control logic.
* Industrial Control Systems : Found in PLCs (Programmable Logic Controllers), motor drive controllers, and sensor interface modules for implementing custom timing and control sequences.
* Consumer Electronics : Employed in early-generation high-end audio/video equipment, gaming consoles, and printers to handle proprietary video timing, audio processing, or mechanical control logic.
* Test & Measurement Equipment : Utilized in signal generators, logic analyzers, and automated test equipment (ATE) for pattern generation, triggering logic, and custom data acquisition control.
### 1.3 Practical Advantages and Limitations
Advantages:
* Fast Development Cycle : Compared to full-custom ASICs, gate arrays like the MB86833 have shorter design and fabrication times, as only the metal interconnect layers are customized.
* Cost-Effective for Mid-Volumes : Provides a economical solution for production volumes where the NRE (Non-Recurring Engineering) cost of a full ASIC is prohibitive, but the complexity exceeds what is practical with discrete logic.
* High-Speed Performance : Built with Fujitsu's advanced CMOS process, it offers high-speed operation with low power dissipation relative to contemporary bipolar or NMOS technologies.
* Design Flexibility : The uncommitted array of logic gates and flip-flops allows for a wide range of digital functions to be implemented.
Limitations:
* Fixed Silicon Resource : The total number of usable gates and I/Os is fixed by the base array. Design must fit within these constraints, offering less flexibility than an FPGA.
* Obsolete Technology : As a gate array, it is a largely obsolete technology superseded by FPGAs and advanced ASICs. New designs are not recommended; this component is relevant primarily for maintaining or reverse-engineering legacy systems.
* NRE and Lead Time : Still requires manufacturer involvement for metal mask generation and fabrication, leading to upfront costs and weeks of lead time, unlike instantly programmable FPGAs.
* Limited Reconfigurability : Once programmed, the function is fixed in hardware. Design errors or requirement changes necessitate a full re-fabrication.
---
## 2. Design Considerations
### 2.1 Common Design Pitfalls and Solutions
* Pitfall 1: Underestimating Resource Utilization
* Issue : Logic synthesis may result in a design that exceeds the available gates or I/O cells of the MB
