Dual PLLs for 46/49 MHz Cordless Telephones# Technical Documentation: MC145167DW Phase-Locked Loop (PLL) Frequency Synthesizer
Manufacturer: MOTOROLA (now part of NXP Semiconductors)
Package: SOIC-16 (DW suffix)
Technology: CMOS
---
## 1. Application Scenarios
### Typical Use Cases
The MC145167DW is a monolithic CMOS phase-locked loop (PLL) frequency synthesizer designed for precision frequency generation and control in communication and electronic systems. Its primary function is to generate stable, programmable output frequencies locked to a precise reference crystal oscillator.
Primary applications include:
- Local Oscillator (LO) Synthesis: Generating tunable LO signals in AM/FM receivers, two-way radios, and television tuners.
- Frequency Modulation/Translation: Used in modems, telemetry systems, and data transceivers for carrier generation and frequency shifting.
- Clock Generation and Recovery: Providing synchronized clock signals in digital systems, disk drives, and telecommunications equipment.
- Tone Generation and Decoding: Producing precise DTMF (Dual-Tone Multi-Frequency) tones or decoding them in telephony applications.
### Industry Applications
- Consumer Electronics: AM/FM radios, TV tuners, satellite receivers, and audio equipment.
- Communications: Land mobile radios (LMR), cordless telephones, paging systems, and wireless data links.
- Industrial: Process control instrumentation, sensor telemetry, and frequency-agile test equipment.
- Automotive: Infotainment systems and RF-based remote keyless entry (RKE) systems.
### Practical Advantages and Limitations
Advantages:
- High Integration: Combines a reference oscillator, programmable dividers, phase detector, and lock detector in a single package.
- Low Power Consumption: CMOS technology ensures operation with minimal power draw, suitable for battery-powered devices.
- Wide Frequency Range: Capable of operating from DC to several MHz (exact range depends on external VCO and divider settings).
- Programmability: Serial or parallel data input allows flexible frequency programming via microcontroller or logic circuits.
Limitations:
- Limited Maximum Frequency: As an older CMOS design, maximum operating frequencies are typically in the tens of MHz range, unsuitable for modern GHz RF applications.
- External Components Required: Requires an external voltage-controlled oscillator (VCO), loop filter, and reference crystal, increasing board space and design complexity.
- Phase Noise Performance: May not meet stringent phase noise requirements of high-performance communication systems without careful loop filter design.
- Obsolete Status: Likely considered obsolete or legacy; may have limited availability and lack modern features like fractional-N synthesis.
---
## 2. Design Considerations
### Common Design Pitfalls and Solutions
1. VCO Pulling and Injection Locking:
- Pitfall: The VCO may be pulled by strong external RF signals or harmonics, causing frequency instability.
- Solution: Use proper shielding, isolate the VCO circuitry, and implement adequate power supply decoupling.
2. Reference Spur Generation:
- Pitfall: Spurious signals at the reference frequency or its harmonics appear in the output spectrum.
- Solution: Optimize the loop filter to provide sufficient reference frequency attenuation. Ensure clean, well-decoupled power to the phase detector.
3. Lock Time Issues:
- Pitfall: Slow lock time or failure to lock due to improper loop bandwidth.
- Solution: Design the loop filter for an optimal balance between lock speed (wide bandwidth) and phase noise/spur suppression (narrow bandwidth). Use the lock detect output to verify lock status.
4. Programming Errors:
- Pitfall: Incorrect frequency due to data loading mistakes or timing violations.
- Solution: Strictly adhere to the serial/parallel interface
