HDMP-1636A · 1.0625-1.25 GBd SerDes IC in 10 mm PQFP for Fibre Channel/Storage and Gigabit Ethernet Applications# Technical Documentation: HDMP1636A 3.2 Gbps 16-Bit Serializer/Deserializer
Manufacturer : AVAGO (now part of Broadcom Inc.)
Document Version : 1.0
Last Updated : October 2023
---
## 1. Application Scenarios
### 1.1 Typical Use Cases
The HDMP1636A is a high-performance 16-bit parallel-to-serial and serial-to-parallel converter designed for high-speed data transmission applications. Its primary function is to serialize 16-bit parallel data into a single high-speed serial stream for transmission, and conversely, to deserialize received serial data back into a 16-bit parallel format.
Primary Operational Modes:
- Point-to-Point Data Links : Forms the physical layer foundation for dedicated high-speed connections between processing units, FPGAs, or ASICs.
- Backplane Serialization : Enables high-density data transmission across backplanes in modular systems, replacing wide parallel buses with fewer differential pairs.
- Protocol-Agnostic Transport : Serves as a physical layer serializer/deserializer (SerDes) core for proprietary or standard-based protocols operating at 3.2 Gbps.
### 1.2 Industry Applications
Data Center & Networking Equipment:
- Switch/Router Line Cards : Interconnects between network processors, traffic managers, and fabric interfaces. The HDMP1636A's 3.2 Gbps lane speed is suitable for aggregating multiple lower-speed client interfaces (e.g., Gigabit Ethernet) into a high-speed uplink.
- Active Optical Cables (AOC) & Direct Attach Copper (DAC) : Provides the electrical interface for short-reach (<5m) copper or optical interconnects between racks or within a rack.
- Storage Area Networks (SAN) : Can be used in storage controller-to-expander or initiator-to-target links, though often superseded by dedicated SAS/SATA SerDes in modern designs.
Test & Measurement Systems:
- High-Speed Data Acquisition : Serializes wide analog-to-digital converter (ADC) outputs (e.g., 16-bit @ 100 MSps) for transmission to an FPGA or processor over a single fiber or coaxial link, simplifying hardware layout.
- Automated Test Equipment (ATE) : Creates high-bandwidth stimulus/response channels between pattern generators and device-under-test (DUT) interfaces.
Industrial & Defense Electronics:
- Radar/Sonar Signal Processing : Transfers digitized intermediate frequency (IF) or baseband data from receiver modules to central processing units.
- High-Resolution Video Transport : For specialized applications requiring uncompressed video (e.g., medical imaging, surveillance), though dedicated video SerDes (like FPD-Link) are now more common.
Legacy System Support:
- Fibre Channel (1GFC/2GFC) : The HDMP1636A's speed range encompasses legacy Fibre Channel rates (1.0625 Gbps, 2.125 Gbps), making it suitable for upgrades or repairs of older storage and SAN hardware.
### 1.3 Practical Advantages and Limitations
Advantages:
- High Bandwidth Efficiency : Replaces a 16-bit parallel bus (with ~32 signals including clocks and controls) with a single differential pair, drastically reducing connector size, cable weight, and PCB trace count.
- Low Latency : The serializer/deserializer function introduces minimal deterministic latency (typically <100 ns), critical for real-time control systems.
- Robust Signaling : Utilizes Current-Mode Logic (CML) differential outputs, providing good common-mode noise rejection essential for noisy environments like backplanes.
- Clock Embedding/Recovery : Integrates clock information into the serial data stream, eliminating the need for a separate clock
