+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link# DS90C363AMTDX Technical Documentation
## 1. Application Scenarios
### Typical Use Cases
The DS90C363AMTDX from National Semiconductor (NSC) is a LVDS serializer primarily designed for high-speed digital video transmission applications. Typical use cases include:
- Flat Panel Display Interfaces : Converts 21-bit RGB data and 3 control signals to a single LVDS data stream
- Automotive Infotainment Systems : Transmits video data from head units to TFT-LCD displays
- Medical Imaging Displays : High-fidelity transmission of medical monitor video signals
- Industrial HMI Panels : Reliable video transmission in harsh industrial environments
- Avionics Displays : Critical cockpit and cabin display systems
### Industry Applications
Consumer Electronics :
- High-resolution LCD televisions
- Digital signage displays
- Gaming monitors
Automotive :
- Center console displays
- Digital instrument clusters
- Rear-seat entertainment systems
Medical :
- Patient monitoring displays
- Diagnostic imaging workstations
- Surgical display systems
Industrial :
- Machine vision interfaces
- Process control displays
- Test and measurement equipment
### Practical Advantages and Limitations
Advantages :
- High-Speed Operation : Supports pixel clocks up to 85 MHz
- Low Power Consumption : Typically 120 mW at 3.3V supply
- Noise Immunity : LVDS technology provides excellent EMI performance
- Cable Reduction : Converts 24 parallel signals to 4 differential pairs
- Hot Plug Capability : Supports hot insertion/removal
Limitations :
- Fixed Configuration : Limited to specific 21+3 signal mapping
- Distance Constraints : Maximum reliable transmission distance of ~10 meters
- Clock Sensitivity : Requires precise clock timing for reliable operation
- Power Sequencing : Requires careful power-up/down sequencing
## 2. Design Considerations
### Common Design Pitfalls and Solutions
Power Supply Noise :
- Pitfall : Inadequate decoupling causing signal integrity issues
- Solution : Use 0.1 μF ceramic capacitors close to each power pin, plus bulk 10 μF tantalum capacitors
Signal Integrity :
- Pitfall : Improper termination leading to signal reflections
- Solution : Implement 100Ω differential termination at receiver end
- Pitfall : Excessive trace length mismatches
- Solution : Maintain <10 ps intra-pair skew and <100 ps inter-pair skew
Thermal Management :
- Pitfall : Inadequate thermal consideration in high-temperature environments
- Solution : Provide sufficient copper pour and consider airflow in enclosure design
### Compatibility Issues
With Deserializers :
- Compatible : DS90C364 (natural companion device)
- Issues : Ensure same data mapping and power sequencing
Power Supply Compatibility :
- Voltage Range : 3.0V to 3.6V operation
- Incompatible : Do not mix with 5V or 2.5V LVDS devices
Clock Domain Issues :
- Requires clean, jitter-free pixel clock source
- Incompatible with spread spectrum clocks without proper validation
### PCB Layout Recommendations
Power Distribution :
- Use separate power planes for analog and digital supplies
- Implement star-point grounding for noise-sensitive circuits
- Place decoupling capacitors within 5 mm of power pins
Differential Pair Routing :
- Maintain consistent 100Ω differential impedance
- Route pairs with minimal length differences (<5 mil)
- Avoid vias in differential pairs when possible
- Keep differential pairs away from noisy signals (clocks, switching regulators)
General Layout Guidelines :
- Keep LVDS traces as short as practical (<200 mm recommended)
-
