TSB41LV03APFP ,IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITERFeatures to Conserve Energy inBattery Powered Applications Include: • Logic Performs System Initial ..
TSB41LV04APFP ,IEEE 1394a Four-Port Cable Transceiver/ArbiterFeatures Fully Interoperable with FireWire and Data Interface to Link-Layer Controlleri.LINK I ..
TSB41LV06 ,IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV06A ,IEEE 1394a Six-Port Cable Transceiver/ArbiterFeatures Fully Interoperable With FireWire and Data Interface to Link-Layer Controlleri.LINK I ..
TSB41LV06APZP ,IEEE 1394a Six-Port Cable Transceiver/Arbiter SLLS363A − SEPTEMBER 1999 − REVISED NOVEMBER 2000 ..
TSB41LV06APZP ,IEEE 1394a Six-Port Cable Transceiver/ArbiterFeatures Fully Interoperable With FireWire and Data Interface to Link-Layer Controlleri.LINK I ..
UC-0.5 , P-Clips
UC1517J/883B , Stepper Motor Drive Circuit
UC1517J/883B , Stepper Motor Drive Circuit
UC1524 ,Advanced Regulating Pulse Width Modulators
UC1524AJ ,Advanced Regulating Pulse Width ModulatorsFEATURESFully Interchangeable withStandard UC1524 FamilyPrecision Reference InternallyTrimmed to i1 ..
UC1524J/883B ,Advanced Regulating Pulse Width Modulators
TSB41LV03A-TSB41LV03APFP
IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
www.ti.com
FEATURES
DESCRIPTIONNot Recommendedfor New Designs
TSB41LV03A
TSB41LV03AI
SLLA225–JUNE 2006
IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER Register Bits Give Software Controlof
Contender Bit, Power Class bits, Link Active•
Fully Supports Provisionsof IEEE 1394-1995
Control Bit and P1394a FeaturesStandard for High Performance Serial Bus1
and the P1394a Supplement •
Data Interfaceto Link-Layer Controller
Through 2/4/8 Parallel Linesat 49.152 MHz•
Fully Interoperable With FireWire™ and
i.LINK™ Implementationof IEEE Std 1394 •
Interfaceto Link Layer Controller Supports
Low CostTI Bus-Holder Isolation and•
Fully Compliant With OpenHCI Requirements Optional AnnexJ Electrical Isolation•
Provides Three P1394a Fully Compliant Cable •
Interoperable With Link-Layer ControllersPortsat 100/200/400 Megabits per Second
Using 3.3-V and 5-V Supplies(Mbits/s) Interoperable With Other Physical Layers•
Full P1394a Support Includes: Connection (PHYs) Using 3.3-V and 5-V SuppliesDebounce, Arbitrated Short Reset, Multispeed
Concatenation, Arbitration Acceleration, •
Low Cost 24.576-MHz Crystal Provides
Fly-By Concatenation, Port Transmit, Receive Dataat 100/200/400
Disable/Suspend/Resume Mbits/s, and Link-Layer Controller Clockat
49.152 MHz•
Extended Resume Signaling for Compatibility
With Legacy DV Devices •
Incoming Data Resynchronizedto Local
Clock•
Power-Down Featuresto Conserve Energyin
Battery Powered Applications Include: •
Logic Performs System Initialization and
Automatic Device Power-Down During Arbitration Functions
Suspend, Device Power-Down Terminal, Link •
Encode and Decode Functions Included forInterface Disable via LPS, and Inactive Ports Data–Strobe Bit Level EncodingPowered Down •
Separate Cable Bias (TPBIAS) for Each Port•
Ultralow-Power Sleep Mode •
Single 3.3-V Supply Operation•
Node Power Class Information Signaling for •
Low Cost High Performance 80-Pin TQFPSystem Power Management (PFP) Thermally Enhanced Package•
Cable Power Presence Monitoring •
Direct Drop-In Upgrade for TSB41LV03PFP•
Cable Ports Monitor Line Conditions for NOTE: Implements technology coveredby oneor more patents
Active Connectionto Remote Node of Apple Computer, Incorporated and SGS Thompson,
Limited.
The TSB41LV03A provides the digital and analog transceiver functions neededto implementa three-port nodea cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The
transceivers include circuitryto monitor the line conditions as needed for determining connection status, for
initialization and arbitration, and for packet reception and transmission. The TSB41LV03Ais designedto
interface witha line layer controller (LLC), such as the TSB12LV21, TSB12LV22, TSB12LV23, TSB12LV31, TSB12LV42,or TSB12LV01A.
