TDA7468D Fast Delivery |IC PHOENIX CO.,LIMITED

TDA7468D ,TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUNDTDA7468D®TWO BANDS DIGITALLY CONTROLLEDAUDIO PROCESSOR WITH BASS ALC SURROUNDINPUT MULTIPLEXER- 4 S ..
TDA7468D13TR ,TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUNDapplications in Hi-Fi systems.– INDEPENDENT MUTE FUNCTIONSelectable input gain is provided. Control ..
TDA7468D13TR ,TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUNDELECTRICAL CHARACTERISTICS (refer to the test circuit T = 25°C, V = 9V, f = 1KHz all controls flat ..
TDA7468D13TR ,TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUNDBLOCK DIAGRAM2/22MUX-R IS-R TREBLE-R BASSI-R BASSO-R23 22 21 20 19 18IN-R450K50KgmINPUTbuffer gain: ..
TDA7469 ,LOW VOLTAGE ANALOG AUDIO PROCESSOR WITH HEADPHONE POWER AMPLIFIERFEATURES Figure 1. Package■ 2 STEREO INPUT■ 1 STEREO OUTPUT■ TREBLE BOOSTSSOP24■ BASS CONTROL■ BASS ..
TDA7469 ,LOW VOLTAGE ANALOG AUDIO PROCESSOR WITH HEADPHONE POWER AMPLIFIERABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV Operating Supply Voltage 5.5 VST Operating Amb ..
THS3001ID ,420-MHz Current-Feedback AmplifierMAXIMUM RATINGSover operating free-air temperature range (unless otherwise noted)THS3001 THS3001HV ..
THS3001IDGN ,420-MHz Current-Feedback AmplifierELECTRICAL CHARACTERISTICSAt T = 25°C, R = 150Ω , R = 1 kΩ (unless otherwise noted)A L F(1)PARAMETE ..
THS3001IDGNR ,420-MHz Current-Feedback Amplifier.(1)ABSOLUTE
THS3001IDR ,420-MHz Current-Feedback AmplifierDGN−8D−8 THS3001
THS3061D ,High-Voltage, High Slew-Rate Current Feedback Amplifiermaximum ratings under any condition is limited by the constraints of the silicon process. Stresses ..
THS3061DGN ,High-Voltage, High Slew-Rate Current Feedback Amplifier SLOS394B –JULY 2002–REVISED NOVEMBER 2009(1)ORDERING INFORMATIONPART NUMBER PACKAGE TYPE PACKAGE M ..

TDA7468D
TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUND
TDA7468D
TWO BANDS DIGITALLY CONTROLLED
AUDIO PROCESSOR WITH BASS ALC SURROUND
INPUT MULTIPLEXER
- 4 STEREO INPUTS
- SELECTABLE INPUT GAIN FOR OPTIMAL
ADAPTATION TO DIFFERENT SOURCES
ONE STEREO OUTPUT
BASS ALC
TREBLE AND BASS CONTROL IN 2.0dB
STEPS
VOLUME CONTROL IN 1.0dB STEPS
TWO SPEAKER ATTENUATORS:
- TWO INDEPENDENT SPEAKER CONTROL
IN 1.0dB STEPS FOR BALANCE FACILITY
- INDEPENDENT MUTE FUNCTION
ALL FUNCTION ARE PROGRAMMABLE VIA
SERIAL BUS
EXTERNALLY ADJUSTABLE SURROUND
DESCRIPTION
The TDA7468D is a volume tone (bass and
treble) balance (Left/Right) processor for quality
audio applications in Hi-Fi systems.
Selectable input gain is provided. Control of all
the functions is accomplished by serial bus.
The AC signal setting is obtained by resistor net-
works and switches combined with operational
amplifiers.
Thanks to the used BIPOLAR/CMOS Technology,
Low Distortion, Low Noise and DC stepping are
obtained
BLOCK DIAGRAM
TDA7468D
2/21
PIN CONNECTION
ABSOLUTE MAXIMUM RATINGS
THERMAL DATA
QUICK REFERENCE DATA
TDA7468D
ELECTRICAL CHARACTERISTICS (refer to the test circuit Tamb = 25°C, VS = 9V, f = 1KHz
all controls flat (G = 0dB), unless otherwise specified)
SUPPLY
TDA7468D
4/21
ELECTRICAL CHARACTERISTICS (continued.)
TDA7468D
5/21
TEST CIRCUIT
TDA7468D
6/21
APPLICATION SUGGESTIONS
The first and the last stages are volume control
blocks. The control range is 0 to -63dB (mute)
with 1dB step resolution for this first one, 0 to
24dB (mute) with 8dB step resolution for the last
one..
The very high resolution allows the implementation
of systems free from any noisy acoustical effect.
The TDA7468D audioprocessor provides 2 bands
tones control.
Bass, Stages
The Bass cell has an internal resistor Ri = 44KΩ
typical.
Several filter types can be implemented, connect-
ing external components to the Bass IN and OUT
pins.
The fig.1 refers to basic
starting from the filter component values (R1 in-
ternal and R2,C1,C2 external) the centre fre-
quency Fc, the gain Av at max. boost and the fil-
ter Q factor are computed as follows:
FC = 1
2 ⋅ π ⋅√  R1 ⋅ R2 ⋅ C1 ⋅ C2
AV = R2 C2 + R2 C1 + Ri C1
R2 C1 + R2 C2
Q = √ R1 ⋅ R2 ⋅ C1 ⋅ C2
R2 C1 + R2 C2
Viceversa, once Fc, Av, and Ri internal value are
fixed, the external components values will be:
C1 = AV − 1
2 ⋅ π ⋅ FC ⋅ Ri ⋅ Q C2 = Q2 ⋅ C1
AV − 1 − Q2
R2 = AV − 1 − Q2
2 ⋅ π ⋅ C1 ⋅ FC ⋅ (AV − 1) ⋅Q
Treble Stage
The treble stage is a high pass filter whose time
constant is fixed by an internal resistor (25KΩ
typical) and an external capacitor connected be-
tween treble pins and ground
CREF
The suggested 10μF reference capacitor (CREF)
value can be reduced to 4.7μF if the application
requires faster power ON.
Figure 1.
TDA7468D
7/21
2 C BUS INTERFACEData transmission from microprocessor to the
TDA7468D and vice versa takes place through
the 2 wires I2 C BUS interface, consisting of the
two lines SDA and SCL (pull-up resistors to posi-
tive supply voltage must be connected).
Data Validity
As shown in fig. 2, the data on the SDA line must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Start and Stop Conditions
As shown in fig.3 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOW to HIGH tran-
sition of the SDA line while SCL is HIGH.
Byte Format
Every byte transferred on the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit. The MSB is transferred first.
Acknowledge
The master (μP) puts a restive HIGH level on the
SDA line during the acknowledge clock pulse (see
fig. 4). The peripheral (audio processor) that ac-
knowledges has to pull-down (LOW) the SDA line
during this clock pulse.
The audio processor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio
processor, the μP can use a simpler transmission:
simply it waits one clock without checking the
slave acknowledging, and sends the new data.
This approach of course is less protected from
misworking.
Figure 2: Data Validity on the I2 CBUS
Figure 3: Timing Diagram of I2 CBUS
Figure 4: Acknowledge on the I2 CBUS
TDA7468D
8/21
SOFTWARE SPECIFICATION
Interface Protocol
The interface protocol comprises:
A start condition (S)
A chip address byte, containing the TDA7468D
address
A subaddress bytes
A sequence of data (N byte + acknowledge)
A stop condition (P)
ACK = Acknowledge
S = Start
P = Stop
A = Address
B = Auto Increment
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D96AU420
SUBADDRESS DATA 1 to DATA n
EXAMPLES
No Incremental Bus
The TDA7468D receives a start condition, the
correct chip address, a subaddress with the B = 0
(no incremental bus), N-data (all these data con-
cern the subaddress selected), a stop condition.
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D96AU421
SUBADDRESS DATA
Incremental Bus
The TDA7468D receive a start conditions, the
correct chip address, a subaddress with the B = 1
(incremental bus): now it is in a loop condition
with an autoincrease of the subaddress whereas
SUBADDRESS from "XXX1000" to "XXX1111" of
DATA are ignored.
The DATA 1 concern the subaddress sent, and
the DATA 2 concern the subaddress sent plus
one in the loop etc, and at the end it receivers the
stop condition.
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D96AU422
SUBADDRESS DATA 1 to DATA n
TDA7468D
9/21
POWER ON RESET CONDITION
DATA BYTES
Address = (HEX) 10001000.
FUNCTION SELECTION: First byte (subaddress)
B = 1: INCREMENTAL BUS; ACTIVE
B = 0: NO INCREMENTAL BUS
X = INDIFFERENT 0/1
INPUT SELECTION & MIC
TDA7468D
10/21
DATA BYTES (continued)
INPUT GAIN SELECTION
GAIN = 0 to 30dB
SURROUND
TDA7468D
11/21

Partno	Mfg	Dc	Qty	Available	Descript
TDA7468D	ST	N/a	968	avai	TWO BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR WITH BASS ALC SURROUND