IC Phoenix
 
Home ›  NN21 > NTD25P03L-NTD25P03LG-NTD25P03LT4,Power MOSFET 25 A, 30 V Logic Level P-Channel DPAK
NTD25P03L-NTD25P03LG-NTD25P03LT4 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
NTD25P03LONN/a10000avaiPower MOSFET 25 A, 30 V Logic Level P-Channel DPAK
NTD25P03LGONN/a25200avaiPower MOSFET 25 A, 30 V Logic Level P-Channel DPAK
NTD25P03LT4ONN/a2000avaiPower MOSFET 25 A, 30 V Logic Level P-Channel DPAK
NTD25P03LT4N AN/a220avaiPower MOSFET 25 A, 30 V Logic Level P-Channel DPAK


NTD25P03LG ,Power MOSFET 25 A, 30 V Logic Level P-Channel DPAKMAXIMUM RATINGS (T = 25°C unless otherwise noted)JSRating Symbol Value Unit4MARKING DIAGRAMSDrain−t ..
NTD25P03LT4 ,Power MOSFET 25 A, 30 V Logic Level P-Channel DPAKELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)CCharacteristic Symbol Min Typ Max Unit ..
NTD25P03LT4 ,Power MOSFET 25 A, 30 V Logic Level P-Channel DPAKELECTRICAL CHARACTERISTICS50 50T = 25°CV = 10 V J T = −40°CGS JV ≥ −5 VDS9 V 5 V6 VT = 25°CJ40 408 ..
NTD25P03LT4G , Power MOSFET -25 Amp, -30 Volt
NTD2955 ,Power MOSFET 12 A, 60 V P-Channel DPAKELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)JCharacteristic Symbol Min Typ Max Unit ..
NTD2955 ,Power MOSFET 12 A, 60 V P-Channel DPAKMAXIMUM RATINGS (T = 25°C unless otherwise noted)JSRating Symbol Value UnitDrain−to−Source Voltage ..
OR2T40A-2PS208 , Field-Programmable Gate Arrays
OR2T40A-2PS208 , Field-Programmable Gate Arrays
OR2T40A-6BA352I , Field-Programmable Gate Arrays
OR2T40A-6BA352I , Field-Programmable Gate Arrays
OR2T40A-6PS208 , Field-Programmable Gate Arrays
OR3T125-6PS208 , 3C and 3T Field-Programmable Gate Arrays


NTD25P03L-NTD25P03LG-NTD25P03LT4
Power MOSFET 25 A, 30 V Logic Level P-Channel DPAK
3R , DRAIN−TO−SOURCE RESISTANCE R , DRAIN−TO−SOURCE RESISTANCE ()−I , DRAIN CURRENT (AMPS)DS(on) DS(on)D(NORMALIZED)R , DRAIN−TO−SOURCE RESISTANCE ()DS(on)−I , LEAKAGE (nA)DSS−I , DRAIN CURRENT (AMPS)DNTD25P03LPOWER MOSFET SWITCHINGSwitching behavior is most easily modeled and predicted The capacitance (C ) is read from the capacitance curve atissby recognizing that the power MOSFET is charge a voltage corresponding to the off−state condition whencontrolled. The lengths of various switching intervals (t) calculating t and is read at a voltage corresponding to thed(on)are determined by how fast the FET input capacitance can on−state when calculating t .d(off)be charged by current from the generator. At high switching speeds, parasitic circuit elementscomplicate the analysis. The inductance of the MOSFETThe published capacitance data is difficult to use forsource lead, inside the package and in the circuit wiringcalculating rise and fall because drain−gate capacitancewhich is common to both the drain and gate current paths,varies greatly with applied voltage. Accordingly, gateproduces a voltage at the source which reduces the gate drivecharge data is used. In most cases, a satisfactory estimate ofcurrent. The voltage is determined by Ldi/dt, but since di/dtaverage input current (I ) can be made from aG(AV)is a function of drain current, the mathematical solution isrudimentary analysis of the drive circuit so thatcomplex. The MOSFET output capacitance alsot = Q/IG(AV)complicates the mathematics. And finally, MOSFETs havefinite internal gate resistance which effectively adds to theDuring the rise and fall time interval when switching aresistance of the driving source, but the internal resistanceresistive load, V remains virtually constant at a levelGSknown as the plateau voltage, V . Therefore, rise and fall is difficult to measure and, consequently, is not specified.SGPtimes may be approximated by the following: The resistive switching time variation versus gateresistance (Figure 9) shows how typical switchingt = Q x R /(V − V )r 2 G GG GSPperformance is affected by the parasitic circuit elements. Ift = Q x R /Vf 2 G GSPthe parasitics were not present, the slope of the curves wouldmaintain a value of unity regardless of the switching speed.whereThe circuit used to obtain the data is constructed to minimizeV = the gate drive voltage, which varies from zero to VGG GGcommon inductance in the drain and gate circuit loops andR = the gate drive resistanceGis believed readily achievable with board mountedand Q and V are read from the gate charge curve.2 GSP components. Most power electronic loads are inductive; thedata in the figure is taken with a resistive load, whichDuring the turn−on and turn−off delay times, gate current isapproximates an optimally snubbed inductive load. Powernot constant. The simplest calculation uses appropriateMOSFETs may be safely operated into an inductive load;values from the capacitance curves in a standard equation forhowever, snubbing reduces switching losses.voltage change in an RC network. The equations are:t = R C In [V /(V − V )]d(on) G iss GG GG GSPt = R C In (V /V )d(off) G iss GG GSP22002000 Ciss T = 25°CJ1800160014001200CrssCiss1000800600Coss400C200 rssV = 0 V V = 0 VDS GS010 50 5 10 15 20 25−V −VGS DSGATE−TO−SOURCE OR DRAIN−TO−SOURCEVOLTAGE (VOLTS)Figure 7. Capacitance Variation
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED