IC Phoenix
 
Home ›  MM157 > MPC992,LOW VOLTAGE PLL CLOCK DRIVER
MPC992 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MPC992MOTOROLAN/a30avaiLOW VOLTAGE PLL CLOCK DRIVER
MPC992MOTN/a21avaiLOW VOLTAGE PLL CLOCK DRIVER
MPC992MTON/a23avaiLOW VOLTAGE PLL CLOCK DRIVER


MPC992 ,LOW VOLTAGE PLL CLOCK DRIVER**SEMICONDUCTOR TECHNICAL DATA * * **The MPC992 is a 3.3V compatible, PLL based PECL clock genera ..
MPC993FA ,Dynamic switch PLL clock driver**SEMICONDUCTOR TECHNICAL DATA* ** The MPC993 is a PLL clock driver designed specifically for redu ..
MPC9992 ,3.3V Differential ECL/PECL PLL Clock Generatorzer
MPE603EFE100LN ,100MHz; V(dd): 3.3V; power PC 603e RISC microprocessor family: PID6-603e (Stretch) part number specifications
MPE603EFE100LN ,100MHz; V(dd): 3.3V; power PC 603e RISC microprocessor family: PID6-603e (Stretch) part number specifications
MPF102 ,N-Channel RF Amplifierapplications involving pulsed or low duty cycle operations.NOTES :* This ratings are limiting value ..
MSP430F168IPM ,16-bit Ultra-Low-Power MCU, 48kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMAMSP430F15x, MSP430F16x, MSP430F161xMIXED SIGNAL MICROCONTROLLERSLAS368G − OCTOBER 2002 − REVISED MA ..
MSP430F168IRTDR ,16-bit Ultra-Low-Power MCU, 48kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA 64-VQFN -40 to 85featuresa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to ma ..
MSP430F169IPM ,16-bit Ultra-Low-Power MCU, 60kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMAMSP430F15x, MSP430F16x, MSP430F161xMIXED SIGNAL MICROCONTROLLERSLAS368G − OCTOBER 2002 − REVISED MA ..
MSP430F169IPMR ,16-bit Ultra-Low-Power MCU, 60kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMAfeaturesa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to ma ..
MSP430F169IRTDR ,16-bit Ultra-Low-Power MCU, 60kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA 64-VQFN -40 to 85.‡Package drawings, thermal data, and symbolization are available at
MSP430F169IRTDT ,16-bit Ultra-Low-Power MCU, 60kB Flash, 2048B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA 64-VQFN -40 to 85MSP430F15x, MSP430F16x, MSP430F161xMIXED SIGNAL MICROCONTROLLERSLAS368G − OCTOBER 2002 − REVISED MA ..


MPC992
LOW VOLTAGE PLL CLOCK DRIVER
SEMICONDUCTOR TECHNICAL DATA -
The MPC992 is a 3.3V compatible, PLL based PECL clock generator
and distributor. The fully differential design ensures optimum skew and
PLL jitter performance. The performance of the device makes the
MPC992 ideal for workstations, main frame computer, telecommunication
and instrumentation applications. The device offers a crystal oscillator or
a differential PECL reference clock input to provide flexibility in the
reference clock interface. All of the control signals to the MPC992 are
LVTTL compatible inputs. Fully Integrated PLL Output Frequency of up to 400MHz PECL Clock Inputs and Outputs Operates from a 3.3V VCC Supply Output Frequency Configurable 32 TQFP Packaging ±25ps Cycle–Cycle Jitter
The MPC992 offers two banks of outputs which can be configured into
four different relationships. The output banks can be configured into 2:1,
3:1, 3:2 and 5:2 ratios to provide a wide variety of potential frequency
outputs. In addition to these two banks of outputs a synchronization output is also offered. The SYNC output will provide
information as to the time when the two output banks will transition positively in phase. This information can be important when
the odd ratios are used as it provides for a baseline point in the system timing. The SYNC output will pulse high for one Qa clock
period, centered on the rising Qa clock edge four edges prior to the Qb synchronous edge. The relationship is illustrated in the
timing diagrams in the data sheet.
The MPC992 offers several features to aid in system debug and test. The PECL reference input pins can be interfaced to a test
signal and the PLL can be bypassed to allow the designer to drive the MPC992 outputs directly. This allows for single stepping in
a system functional debug mode. In addition an overriding reset is provided which will force all of the Q outputs LOW upon
assertion.
The MPC992 is packaged in a 32–lead TQFP package to optimize both performance and board density.
Qan
Qan
(x4)
Qbn
Qbn
(x3)
SYNC
(x1)
PLL_EN
PECL_CLK
PECL_CLK
XTAL_SEL
XTAL1
XTAL2
VCO_SEL
FSEL0
FSEL1
Reset
MPC992 LOGIC DIAGRAM
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED