IC Phoenix
 
Home ›  MM157 > MPC9773,3.3V/2.5V 1:12 LVCMOS PLL Clock Generator
MPC9773 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MPC9773MOTOROLAN/a405avai3.3V/2.5V 1:12 LVCMOS PLL Clock Generator


MPC9773 ,3.3V/2.5V 1:12 LVCMOS PLL Clock GeneratorFeatures• 1:12 PLL based low-voltage clock generator• 2.5V or 3.3V power supply• Internal power–on ..
MPC9773FA , 3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9773FA , 3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9774 ,3.3V 1:14 LVCMOS PLL Clock Generatorzer
MPC9774 ,3.3V 1:14 LVCMOS PLL Clock Generatorzer
MPC9855 ,Clock Generator for PowerQUICC and PowerPC MicroprocessorsFunctional DescriptionThe MPC9855 uses either a 25 or 33 MHz reference frequency to generate 8 LVCM ..
MSP430F1610IPM ,16-bit Ultra-Low-Power MCU, 32kB Flash, 5124B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA
MSP430F1610IPM ,16-bit Ultra-Low-Power MCU, 32kB Flash, 5124B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA
MSP430F1611 ,16-bit Ultra-Low-Power MCU, 48kB Flash, 10240B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMA.‡Package drawings, thermal data, and symbolization are available at
MSP430F1611IPM ,16-bit Ultra-Low-Power MCU, 48kB Flash, 10240B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMAMSP430F15x, MSP430F16x, MSP430F161xMIXED SIGNAL MICROCONTROLLERSLAS368G − OCTOBER 2002 − REVISED MA ..
MSP430F1611IPMR ,16-bit Ultra-Low-Power MCU, 48kB Flash, 10240B RAM, 12-Bit ADC, Dual DAC, 2 USART, I2C, HW Mult, DMAfeaturesa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to ma ..
MSP430F1611IRTDR ,MIXED SIGNAL MICROCONTROLLERfeaturesa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to ma ..


MPC9773
3.3V/2.5V 1:12 LVCMOS PLL Clock Generator
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9773/D
Rev 2, 04/2002
-----
The MPC9773 is a 3.3V or 2.5V compatible, 1:12 PLL based clock
generator targeted for high performance low-skew clock distribution in
mid-range to high-performance networking, computing and telecom
applications. With output frequencies up to 240 MHz and output skews
less than 300 ps1 the device meets the needs of the most demanding
clock applications.
Features
• 1:12 PLL based low-voltage clock generator 2.5V or 3.3V power supply Internal power–on reset Generates clock signals up to 240 MHz Maximum output skew of 300 ps1 Differential PECL reference clock input Two LVCMOS PLL reference clock inputs External PLL feedback supports zero-delay capability Various feedback and output dividers (see application section) Supports up to three individual generated output clock frequencies Synchronous output clock stop circuitry for each individual output for
power down support Drives up to 24 clock lines Ambient temperature range 0°C to +85°C Pin and function compatible to the MPC973
Functional Description

The MPC9773 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the
MPC9773 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The
reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match
the VCO frequency range. The MPC9773 features an extensive level of frequency programmability between the 12 outputs as
well as the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.
The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the
feedback frequency is independent of the output frequencies. This allows for very flexible programming of the input reference
versus output frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In
addition the output frequency can be less than the input frequency for applications where a frequency needs to be reduced by a
non–binary factor. The MPC9773 also supports the 180º phase shift of one of its output banks with respect to the other output
banks. The QSYNC outputs reflects the phase relationship between the QA and QC outputs and can be used for the generation
of system baseline timing signals.
The REF_SEL pin selects the *1 or the LVCMOS compatible inputs as the reference clock signal. Two alternative LVCMOS
compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass configuration for
test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers bypassing the
PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.
The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the
MPC9773. The MPC9773 has an internal power–on reset.
The MPC9773 is fully 2.5V and 3.3V compatible and requires no external loop filter components. All inputs (except PCLK)
accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50
transmission lines. For series terminated transmission lines, each of the MPC9773 outputs can drive one or two traces giving the
devices an effective fanout of 1:24. The device is pin and function compatible to the MPC972 and is packaged in a 52-lead LQFP
package.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED