IC Phoenix
 
Home ›  MM146 > MM74HC595WM,8-Bit Shift Registers with Output Latches
MM74HC595WM Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MM74HC595WMFAIRCHIL ?N/a50avai8-Bit Shift Registers with Output Latches


MM74HC595WM ,8-Bit Shift Registers with Output LatchesFeaturesability to drive 15 LS-TTL loads. Low quiescent current: 80 μA maximum (74HC Series)This de ..
MM74HC595WMX , 8-Bit Shift Registers with Output LatchesFeaturesability to drive 15 LS-TTL loads. Low quiescent current: 80 μA maximum (74HC Series)This de ..
MM74HC597M ,8-Bit Shift Registers with Input LatchesFeaturesThis high speed register utilizes advanced silicon-gate

MM74HC595WM
8-Bit Shift Registers with Output Latches
MM74HC595 8-Bit Shift Registers with Output Latches September 1983 Revised February 1999 MM74HC595 8-Bit Shift Registers with Output Latches The 74HC logic family is speed, function, and pin-out com- General Description patible with the standard 74LS logic family. All inputs are The MM74HC595 high speed shift register utilizes protected from damage due to static discharge by internal advanced silicon-gate CMOS technology. This device pos- diode clamps to V and ground. CC sesses the high noise immunity and low power consump- tion of standard CMOS integrated circuits, as well as the Features ability to drive 15 LS-TTL loads. � Low quiescent current: 80 μA maximum (74HC Series) This device contains an 8-bit serial-in, parallel-out shift reg- ister that feeds an 8-bit D-type storage register. The stor- � Low input current: 1 μA maximum age register has 8 3-STATE outputs. Separate clocks are � 8-bit serial-in, parallel-out shift register with storage provided for both the shift register and the storage register. � Wide operating voltage range: 2V–6V The shift register has a direct-overriding clear, serial input, � Cascadable and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge trig- � Shift register has direct clear gered clocks. If both clocks are connected together, the � Guaranteed shift frequency: DC to 30 MHz shift register state will always be one clock pulse ahead of the storage register. Ordering Code: Order Number Package Number Package Description MM74HC595M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow MM74HC595WM M16B 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide MM74HC595SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC595MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC595N N16E 16-Lead Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Truth Table Pin Assignments for DIP, SOIC, SOP and TSSOP RCK SCK SCLR G Function XX X HQ thru Q = 3-STATE A H X X L L Shift Register cleared Q = 0 H X ↑ H L Shift Register clocked Q = Q , Q = SER N n-1 0 ↑ X H L Contents of Shift Register transferred to output latches Top View © 1999 DS005342.prf
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED