MCM69C232TQ20 ,4K x 64 3.3V CAMThermal Characteristics table for details and conditions.DC OPERATING CONDITIONS AND CHARACTERISTIC ..
MCM69C232TQ20 ,4K x 64 3.3V CAM**Order this documentby MCM69C232/DSEMICONDUCTOR TECHNICAL DATAMCM69C232Advance Information4K x 64 ..
MCM69C432TQ20 ,16K x 64 3.3V CAM
MCM69D536TQ6 ,32K x 36 Bit Synchronous Dual I/O, Dual Address SRAM
MCM69F536CTQ10 ,32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F536CTQ10 ,32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MIC2077-1YM , Quad USB Power Distribution Switch
MIC2077-1YM , Quad USB Power Distribution Switch
MIC2077-2BM , Quad USB Power Distribution Switch Preliminary Information
MIC2077-2YM , Quad USB Power Distribution Switch
MIC2077-2YM , Quad USB Power Distribution Switch
MIC2130-1YTSE , High Voltage Synchronous Buck Control IC with Low EMI Option
MCM69C232TQ20
4K x 64 CAM
Advance Information
4K x 64 CAMThe MCM69C232 is a flexible content–addressable memory (CAM) that can
contain 4096 entries of 64 bits each. The widths of the match field and the output
field are programmable, and the match time is designed to be 160 ns. As a result,
the MCM69C232 is well suited for datacom applications such as Virtual Path
Identifier/Virtual Circuit Identifier (VPI/VCI) translation in ATM switches up to
OC12 (622 Mbps) data rates and Media Access Control (MAC) address lookup
in Ethernet/Fast Ethernet bridges. The match duty cycle of the MCM69C232 is
user defined, with a trade–off between the time between matches and the num-
ber of new entries added to the CAM per second. 4096 Entries 160 ns Match Time Mask Register to “Don’t Care” Selected Bits Depth Expansion by Cascading Multiple Devices 50 MHz Maximum Clock Rate Programmable Match and Output Field Widths Concurrent Matching of Virtual Path Circuits and Virtual Connection
Circuits in ATM Mode Separate Ports for Control and Match Operations 200 ns Insertion Time if One of Twelve Entry Queue Locations is Empty 12 ms Initialization Time After Fast Insertion (at Power–Up Only) Single 3.3 V ± 5% Supply 100 Pin TQFP Package IEEE Standard 1149.1 Test Port (JTAG)
Related Products MCM69D536, MCM69D618 (Dual I/O, Dual Address RAMs) MCM67Q709A, MCM67Q909 (Separate I/O RAMs) MCM69C432 (CAM)
CONTROL PORTA2 – A0
DQ15 – DQ0
SEL
IRQ
DTACK
LH/SM
VPC
RESET
This document contains information on a new product. Specifications and information herein are subject to change without notice.
Order this document
by MCM69C232/D-
SEMICONDUCTOR TECHNICAL DATA
