MCM63P631TQ8 ,64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM**Order this documentSEMICONDUCTOR TECHNICAL DATAby MCM63P631/DMCM63P631Advance Information64K x 32 ..
MCM63P636TQ200 ,64K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P636TQ200 ,64K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ100 ,128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM**Order this documentby MCM63P733A/DSEMICONDUCTOR TECHNICAL DATAMCM63P733AAdvance Information128K x ..
MCM63P733ATQ117 ,128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM**Order this documentby MCM63P733A/DSEMICONDUCTOR TECHNICAL DATAMCM63P733AAdvance Information128K x ..
MCM63P733ATQ133 ,128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM**Order this documentby MCM63P733A/DSEMICONDUCTOR TECHNICAL DATAMCM63P733AAdvance Information128K x ..
MIC2026-2BN , Dual-Channel Power Distribution Switch Preliminary Information
MIC2026-2BN , Dual-Channel Power Distribution Switch Preliminary Information
MIC2026-2YMTR , Dual-Channel Power Distribution Switch
MIC2026-2YMTR , Dual-Channel Power Distribution Switch
MIC2026-2YMTR , Dual-Channel Power Distribution Switch
MIC2026A-2YM , Dual-Channel Power Distribution Switch
MCM63P631TQ8
64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
Advance Information
64K x 32 Bit Pipelined BurstRAM
Synchronous Fast Static RAMThe MCM63P631 is a 2M bit synchronous fast static RAM designed to provide
a burstable, high performance, secondary cache for the 68K Family, PowerPC,
and Pentium microprocessors. It is organized as 64K words of 32 bits each.
This device integrates input registers, an output register, a 2–bit address counter,
and high speed SRAM onto a single monolithic circuit for reduced parts count in
cache data RAM applications. Synchronous design allows precise cycle control
with the use of an external clock (K). CMOS circuitry reduces the overall power
consumption of the integrated functions for greater reliability.
Addresses (SA), data inputs (DQx), and all control signals except output
enable (G), sleep mode (ZZ), and Linear Burst Order (LBO) are clock (K) con-
trolled through positive–edge–triggered noninverting registers.
Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst
addresses can be generated internally by the MCM63P631 (burst sequence op-
erates in linear or interleaved mode dependent upon state of LBO) and controlled
by the burst address advance (ADV) input pin.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (K) input. This feature eliminates complex off–chip write pulse generation
and provides increased timing flexibility for incoming signals.
Synchronous byte write (SBx), synchronous global write (SGW), and synchro-
nous write enable SW are provided to allow writes to either individual bytes or to
all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls
DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte
writes SBx are asserted with SW. All bytes are written if either SGW is asserted
or if all SBx and SW are asserted.
For read cycles, pipelined SRAMs output data is temporarily stored by an
edge–triggered output register and then released to the output buffers at the next
rising edge of clock (K).
The MCM63P631 operates from a 3.3 V power supply, all inputs and outputs
are LVTTL compatible. MCM63P631–117 = 4.5 ns access / 8.5 ns cycle (117 MHz)
MCM63P631–4.5 = 4.5 ns access / 10 ns cycle (100 MHz)
MCM63P631–7 = 7 ns access / 13.3 ns cycle (75 MHz)
MCM63P631–8 = 8 ns access / 15 ns cycle (66 MHz) Single 3.3 V + 10%, – 5% Power Supply ADSP, ADSC, and ADV Burst Control Pins Selectable Burst Sequencing Order (Linear/Interleaved) Internally Self–Timed Write Cycle Byte Write and Global Write Control Sleep Mode (ZZ) PB1 Version 2.0 Compatible Single–Cycle Deselect Timing JEDEC Standard 100–Pin TQFP Package
The PowerPC name is a trademark of IBM Corp., used under license therefrom.
Pentium is a trademark of Intel Corp.
This document contains information on a new product. Specifications and information herein are subject to change without notice.
Order this document
by MCM63P631/D-
SEMICONDUCTOR TECHNICAL DATA
