MC14516BFR1 ,Binary Up/Down CounterELECTRICAL CHARACTERISTICS (Voltages Referenced to V )SSÎÎÎÎÎ – 55* C 25* C 125* CV VDD DD(4.)VdcCh ..
MC145170-2 ,MC145170-2 Technical Data Sheet: PLL Frequency Synthesizer with Serial Interfacefeatures fully programmable R and N counters, an amplifier at16the f pin, onchip support of an ext ..
MC145170D ,PLL frequency synthesizer with serial interface.features fully-programmable R and N counters, an amplifier at the fin pin, on-chip support of an ex ..
MC145170D1 ,LOW-VOLTAGE CMOS OCTAL BUFFERMAXIMUM RATINGS*Symbol Parameter Value Condition UnitV DC Supply Voltage –0.5 to +7.0 VCCV DC Input ..
MC145170D1 ,LOW-VOLTAGE CMOS OCTAL BUFFER**SEMICONDUCTOR TECHNICAL DATA**$*! *"**! *!** *" *!*!** #* !*The MC74LVQ244 is a high performance, ..
MC145170D2 ,CMOS PLL FREQUENCY SYNTHESIZER WITH SERIAL INTERFACEMaximum Ratings are those values beyond which damage to the device may occur.Functional operation s ..
MC68HC908JK1CDW ,MC68HC908JK1General Description . . . . . . . . . . . . . . . . . . . .21Section 2. Memory . . . . . . . . . . ..
MC68HC908JK1CP ,MC68HC908JK1General Description . . . . . . . . . . . . . . . . . . . .21Section 2. Memory . . . . . . . . . . ..
MC68HC908JK1ECDW ,Microcontrollers
MC68HC908JK3CDW ,MC68HC908JK1 MC68HC908JL3/HRev. 1.0MC68HC908JK1MC68HRC908JK1MC68HC908JK3MC68HRC908JK3MC68HC908JL3MC68HRC908J ..
MC68HC908JK3CDW ,MC68HC908JK1 MC68HC908JL3/HRev. 1.0MC68HC908JK1MC68HRC908JK1MC68HC908JK3MC68HRC908JK3MC68HC908JL3MC68HRC908J ..
MC68HC908JK3CDW ,MC68HC908JK1 MC68HC908JL3/HRev. 1.0MC68HC908JK1MC68HRC908JK1MC68HC908JK3MC68HRC908JK3MC68HC908JL3MC68HRC908J ..
MC14516BFR1
Binary Up/Down Counter
--The MC14516B synchronous up/down binary counter is
constructed with MOS P–channel and N–channel enhancement mode
devices in a monolithic structure.
This counter can be preset by applying the desired value, in binary,
to the Preset inputs (P0, P1, P2, P3) and then bringing the Preset
Enable (PE) high. The direction of counting is controlled by applying
a high (for up counting) or a low (for down counting) to the
UP/DOWN input. The state of the counter changes on the positive
transition of the clock input.
Cascading can be accomplished by connecting the Carry Out to the
Carry In of the next stage while clocking each counter in parallel. The
outputs (Q0, Q1, Q2, Q3) can be reset to a low state by applying a high
to the reset (R) pin.
This CMOS counter finds primary use in up/down and difference
counting. Other applications include: (1) Frequency synthesizer
applications where low power dissipation and/or high noise immunity
is desired, (2) Analog–to–digital and digital–to–analog conversions,
and (3) Magnitude and sign generation. Diode Protection on All Inputs Supply Voltage Range = 3.0 Vdc to 18 Vdc Internally Synchronous for High Speed Logic Edge–Clocked Design — Count Occurs on Positive Going
Edge of Clock Single Pin Reset Asynchronous Preset Enable Operation Capable of Driving Two Low–Power TTL Loads or One Low–Power
Schottky Load Over the Rated Temperature Range
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.) Maximum Ratings are those values beyond which damage to the device
may occur. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125C
