MC10H607FN ,Registered Hex PECL/TTL Translatorfeatures differential PECL inputs for both data and clock. TheTTL outputs feature 48mA sink, 24mA s ..
MC10H640 ,ECL/TTL Clock DriverPrepared byCleon PettyAPPLICATION NOTETodd PearsonECL Applications EngineeringThis application note ..
MC10H640 ,ECL/TTL Clock DriverPrepared byCleon PettyAPPLICATION NOTETodd PearsonECL Applications EngineeringThis application note ..
MC10H640 ,ECL/TTL Clock Driver
MC10H641 ,1:9 Clock Driver3AN1672/DSection 2: Translation from Different ECL Operating Mode Drivers to Non ECL ReceiversThe f ..
MC10H641FN ,1:9 Clock Driver3AND8090/DAC Test BoardsAn example of an AC characteristic test board is shown inEach test device i ..
MC44608P75 ,Few External Components Reliable and Flexible SMPS Controller3AND8034/DFigure 4. Zoomed Rising Edge of Figure 3 Figure 5. Output Voltage RegulationTrace 1: Volt ..
MC44608P75 ,Few External Components Reliable and Flexible SMPS ControllerThermal CharacteristicsMaximum Power Dissipation at T = 85°C P 600 mWA DThermal Resistance, Junctio ..
MC44724VFU ,Digital Video EncoderAdvance InformationMC44724Digital Video EncoderMC44725RGB Output SupportHCMOS TechnologyThe MC44724 ..
MC44817BD ,TV AND VCR PLL TUNING CIRCUITS WITH 1.3 GHz PRESCALER AND 3-WIRE BUSMAXIMUM RATINGS (T = 25°C, unless otherwise noted.)ARating Pin Value UnitPower Supply Voltage (V ) ..
MC44817D ,TV AND VCR PLL TUNING CIRCUITS WITH 1.3 GHz PRESCALER AND 3-WIRE BUSOrder this document by MC44817/D** ** * * ** TV AND VCRThe MC44817/17B are tuning circuits for TV ..
MC44818D ,TV AND VCR PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND I2C BUSOrder this document by MC44818/D* ** * * * TV AND VCRThe MC44818 is a tuning circuit for TV and VC ..
MC10H607FN
Registered Hex PECL/TTL Translator
SEMICONDUCTOR TECHNICAL DATA --
The MC10H/100H607 is a 6–bit, registered PECL to TTL translator.
The device features differential PECL inputs for both data and clock. The
TTL outputs feature 48mA sink, 24mA source drive capability for driving
high fanout loads or transmission lines. The asynchronous master reset
control is an ECL level input.
With its differential PECL inputs and TTL outputs the H607 device is
ideally suited for the receive function of a HPPI bus type board–to–board
interface application. The on chip registers simplify the task of
synchronizing the data between the two boards.
The device is available in either ECL standard: the 10H device is
compatible with MECL 10H logic levels, with a VCC of +5.0 volts, while
the 100H device is compatible with 100K logic levels, with a VCC of +5.0
volts. Differential ECL Data and Clock Inputs 48mA Sink, 15mA Source TTL Outputs Single Power Supply Multiple Power and Ground Pins to Minimize Noise
Pinout: 28–Lead PLCC (Top View)EGND VCCT Q4 TGND Q5 VCCT MR
VCCED2D1D1D0D0
VBB
CLK
CLK
TGND
