MC10H164P ,8-Line MultiplexerLOGIC DIAGRAM• Improved Noise Margin 150 mV (Over Operating Voltage andTemperature Range)A 7V = ..
MC10H165L ,8-Input Priority Encoder
MC10H165L ,8-Input Priority Encoder
MC10H165P ,8 Input Priority Encoder
MC10H166FN ,5-Bit Magnitude ComparatorELECTRICAL CHARACTERISTICS (V = –5.2 V ±5%) (See Note)EE DIP0° 25° 75° PIN ASSIGNMENTCharacteristic ..
MC10H166FN ,5-Bit Magnitude Comparator
MC3488ADR2 ,Dual EIA-423/EIA-232D Line Driverhttp://onsemi.com3MC3488A10006.04.00°CT = 25 °C1002.0 A70°C0C = 30 pFL- 2.0V = 12 V10CCV = -12 VEE- ..
MC3488ADR2G , Dual EIA−423/EIA−232D Line Driver
MC3488AP1 ,DUAL EIA-423/EIA-232D DRIVEROrder this document by MC3488A/D** ** The MC3488A dual is single–ended line driver has been designe ..
MC34911G5AC , LIN System Basis Chip with DC Motor Pre-driver
MC34912G5AC , LIN System Basis Chip with DC Motor Pre-driver and Current Sense
MC34920EI , 2.8 ohm (Typ) Quad H-Bridge Motor Driver
MC10H164FN-MC10H164P
8-Line Multiplexer
SEMICONDUCTOR TECHNICAL DATA-
The MC10H164 is a MECL 10H part which is a functional/pinout duplication
of the standard MECL 10K family part, with 100% improvement in propagation
delay, and no increase in power supply current.
The MC10H164 is designed to be used in data multiplexing and parallel to
serial conversion applications. Full parallel gating provides equal delays
through any data path. The MC10H164 incorporates an output buffer, eight
inputs and an enable. A high on the enable forces the output low. The open
emitter output allows the MC10H164 to be connected directly to a data bus. The
enable line allows an easy means of expanding to more than 8 lines using
additional MC10H164’s. Propagation Delay, 1.0 ns Typical Power Dissipation, 310 mW Typical (same as MECL 10K) Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range) Voltage Compensated MECL 10K–Compatible
MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS (VEE = –5.2 V ±5%) (See Note)
AC PARAMETERS
NOTE:Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table,
after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit
board and transverse air flow greater than 500 Iinear fpm is maintained. Outputs are terminated through
DIP PIN ASSIGNMENTVCC1
ENABLE
VEE
VCC2
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
