MAXQ3212 Fast Delivery |IC PHOENIX CO.,LIMITED

MAXQ3212 ,Microcontroller with Analog Comparator and LED DriverELECTRICAL CHARACTERISTICS(V = V to V , C = 10µF + 0.1µF, T = -40°C to +85°C. Typical values are at ..
MAXQ3212 ,Microcontroller with Analog Comparator and LED DriverFeaturesNote: Some revisions of this device may incorporate deviationsAnalog Comparator Uses Intern ..
MAXQ610A-2524+ ,16-Bit Microcontroller with Infrared ModuleApplications 0.2µA (typ), 2.0µA (max) in Stop ModeT = +25°C, Power-Fail Monitor DisabledARemote Con ..
MAXQ610A-2524+T ,16-Bit Microcontroller with Infrared ModuleFeatures16-bit RISC microcontroller and integrated peripheralsincluding two USARTs and an SPI™ mast ..
MAXQ610A-2541+T ,16-Bit Microcontroller with Infrared ModuleBlock Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ..
MAXQ610J-0000+ ,16-Bit Microcontroller with Infrared ModuleFeatures†MAXQ610J-0000+ 0°C to +70°C 44 TQFN-EP♦ High-Performance, Low-Power 16-Bit RISC CoreMAXQ61 ..
MB89F202 ,8-Bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12561-1EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89202 S ..
MB89F202P-SH ,8-Bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12561-1EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89202 S ..
MB89F499PFV , 8-bit Proprietary Microcontroller CMOS
MB89F538 , 8-bit Original Microcontroller CMOS, F-2MC-8L MB89530A Series
MB89F538-101PFM , 8-bit Original Microcontroller CMOS, F-2MC-8L MB89530A Series
MB89F538L ,F2MC-8L/Low Power/Low Voltage MicrocontrollersFUJITSU SEMICONDUCTORDS07-12548-3EDATA SHEET8-bit Original Microcontroller CMOS2F MC-8L MB89530 Ser ..

MAXQ3212
Microcontroller with Analog Comparator and LED Driver
General Description
The MAXQ3212 microcontroller is a low-power, 16-bit
RISC device that incorporates an analog comparator
and a high-current I/O pin for directly driving an LED.
The device is uniquely suited for cost-conscious appli-
cations such as battery-powered devices, system moni-
tors, and white goods, but can be used in any
application that requires high performance and low-
power operation. The high-performance 16-bit
RISC MAXQ®core and 8-bit accumulators are comple-
mented by standard amenities such as timers and digi-
tal I/O. The power consumption per MIPS ratio is
among the best in the 16-bit microcontroller industry.
Applications
Gas and Chemical Sensors
Environmental Systems
Battery-Powered and Portable Devices
Electrochemical and Optical Sensors
Industrial Control
Home Appliances
FeaturesHigh-Performance, Low-Power, 16-Bit RISC Core
DC to 3.58MHz Operation, Approaching 1MIPS
per MHz
+5V ±10% Operation
Up to 15 General-Purpose I/O Pins
33 Instructions, Most Single-Cycle
Two Independent Data Pointers Accelerate Data
Movement with Automatic Increment/Decrement
Two Loop Counters
4-Level Hardware Stack
16-Bit Instruction Word, 16-Bit Data Bus
16 x 8-Bit Accumulators
16 x 16 General-Purpose Working Registers
Optimized for C Compiler (High-Speed/Density
Code)
JTAG-Like Debug/Visibility PortProgram and Data Memory
1kWord EEPROM Program Memory, Mask ROM
for High-Volume Applications
128 Bytes EEPROM Data Memory
60,000 EEPROM Write/Erase Cycles
64 Bytes SRAM Data Memory
In-System ProgrammingPeripheral Features
16-Bit Programmable Timer/Counter with Prescaler
High-Current I/O Pin Suitable for LED Drive
Programmable Watchdog Timer
Selectable Power-Fail Reset
Power-On Reset (POR)
Wake-Up Timer
Internal 8kHz Ring OscillatorFlexible Programming Interface
Bootloader Simplifies Programming
In-System Programming Through JTAG
Supports In-Application Programming of EEPROM
MemoryUltra-Low-Power Consumption
2.7µA Stop Mode Current (typ)
Low-Power Divide-by-256 ModeAnalog Features
Analog Comparator Uses Internal or External Voltage
Reference
+2.5V Reference Output Available
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Rev 0; 5/06
MAXQ is a registered trademark of Maxim Integrated Products, Inc.
Note:Some revisions of this device may incorporate deviations
from published specifications known as errata. Multiple revisions
of any device may be simultaneously available through various
sales channels. For information about device errata, go to:
Typical Operating Circuit and Ordering Information appear
at end of data sheet.
Pin Configuration
CMPI/P0.5
INT/P0.6
LED/P0.7
TDI/P1.0T2P/P0.2
CMP0/P0.3
VREF/P0.4
GND
TOP VIEW
RESET/P1.1
TMS/P1.2
VDD
VDDP1.5
P1.6
P0.0
T2PB/P0.1
N.C.
GND
N.C.
GNDHFXOUT
HFXIN
TCK/P1.3
TDO/P1.4
PDIP/TSSOP
MAXQ3212
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
(VDD= VDD(MIN)to VDD(MAX), CVDD= 10µF + 0.1µF, TA= -40°C to +85°C. Typical values are at TA= +25°C.) (Note 1)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Voltage Range on Any Digital I/O Pin
Relative to Ground........................................-0.5V to (VDD+ 0.5V)
Voltage Range on Any Analog I/O Pin
Relative to Ground...................................-0.5V to (VDD+ 0.5V)
Voltage Range on VDDRelative to Ground...........-0.5V to +6.0V
Continuous Output Current (any single I/O pin).................25mA
Continuous Output Current (all I/O pins combined)...........25mA
Operating Temperature Range...........................-40°C to +85°C
Storage Temperature Range.............................-65°C to +150°C
Soldering Temperature.......................................See IPC/JEDEC
J-STD-020 Specification
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
Supply VoltageVDD4.55.05.5V
Power-Fail ResetVRST4.154.6V
IDD1/1 mode, sysclk = fHFXIN
(Note 2)7.310.5
IDD2
/2 mode, sysclk = fHFXIN / 2
(Note 2)4.67.0
IDD3
/4 mode, sysclk = fHFXIN / 4
(Note 2)3.34.7
IDD4
/8 mode, sysclk = fHFXIN / 8
(Note 2)2.63.9
IDD5PMM1 mode, sysclk = fHFXIN / 256
(Note 2)2.03.0
Active Current
IDD68kHz ring mode (Note 2)0.71.3
ISTOP1Brownout detector off, wake-up timer on,
TA = +50°C, VDD = 5.5V (Note 3)2.720
ISTOP2Brownout detector off, wake-up timer on,
TA = +25°C2.710Stop-Mode Current
ISTOP3Brownout detector on, wake-up timer on,
TA = +25°C4875
RESET PullupRRSTVRST = 0.4V, VDD = 5.5V102150250kΩ
INTERNAL VOLTAGE REFERENCE
Voltage Reference OutputVREFOISOURCE = 50µA max, ISINK = 50µA max2.442.52.56V
Regulated Voltage Settling TimetREFOTurn on to 0.1% of final VREFO value (Note 3)1.2ms
Input Common-Mode VoltageVREFIInput0VDD -
1.5V
Input CurrentIREFIInput1nA
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
ELECTRICAL CHARACTERISTICS (continued)
(VDD= VDD(MIN)to VDD(MAX), CVDD= 10µF + 0.1µF, TA= -40°C to +85°C. Typical values are at TA= +25°C.) (Note 1)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
ANALOG VOLTAGE COMPARATOR
Input Offset VoltageVOS-11+11mV
Input Common-Mode VoltageVCMR0VDD -
1.5V
Common-Mode Rejection RatioCMRR(Note 3)55dB
Response Time
fHFIN = 3.58MHz, comparator on,
comparator reference at (VDD - 1.5) / 2
while CMPI transitions from GND to
(VDD - 1.5) in approximately 2ns
0.14 +
tCLCL
0.6 +
tCLCLµs
Comparator Mode Change to
Output ValidfHFIN = 3.58MHz, ΔV = 20mV0.81.6µs
DC Input-Leakage CurrentTA = +25°C-501.0+50nA
DIGITAL I/O AND OSCILLATOR
Input High Voltage:
Px.x and HFXINVIHXTRC = 0/10.85 x
VDDV
Input Low Voltage:
Px.x and HFXINVILXTRC = 0/10.15 x
VDDV
Output High Voltage: Px.xVOHISOURCE = 4mA0.85 x
VDDV
Output Low Voltage: Px.x
(except P0.7)VOLISINK = 4mA0.4V
Output Low Voltage: P0.7VOL1ISINK = 10mA0.4V
Input Low Current (All Ports)ILInput mode with weak pullup disabled-1+1µA
Input Low Current (All Ports)ILInput mode with weak pullup active,
VIL = 0.4V, VDD = 5.5V-31-50µA
CLOCK SOURCES
External crystal13.58External-Clock FrequencyfHFINExternal oscillator03.58MHz
Internal Ring OscillatorfRO8kHz
JTAG PROGRAMMING
TCK FrequencyfTCK
JTAG programming (Note 3). Sysclk is a
function of fHFXIN and the clock divisor; see
the IDDx parameters abovesysclk /MHz
MEMORY CHARACTERISTICS (Note 3)
θJA = +85°C15,000EEPROM Write/Erase Cycles
θJA = +25°C60,000Cycles
EEPROM Data Retention10Years
Note 1:Specifications to -40°C are guaranteed by design and are not production tested.
Note 2:Measured on the VDDpin with VDD= 5.5V, fHFXIN = 3.58MHz, program EEPROM contains checkerboard, and not in reset.
Note 3:Specification guaranteed by design but not production tested.
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
DIGITAL SUPPLY CURRENT
vs. CLOCK FREQUENCY
MAXQ3212 toc01
fHFXIN (MHz)
IDD1
(mA)21
TA = -40°C
TA = +85°C
VDD = +5.0V
CLOCK SOURCE DRIVEN ON HFXIN
P0/P1 LOW-OUTPUT VOLTAGE
vs. SINK CURRENT
MAXQ3212 toc02
VOL (V)
IOL
(mA)
VDD = +5.0V
fHFXIN = 3.58MHz
TA = -40°C
TA = +85°C
TA = +25°C
P0.7 LOW-OUTPUT VOLTAGE
vs. SINK CURRENT
MAXQ3212 toc02
VOL (V)
IOL
(mA)
VDD = +5.0V
fHFXIN = 3.58MHz
TA = -40°C
TA = +85°C
TA = +25°C
ANALOG COMPARATOR DELAY
MAXQ3212 toc04
50ns/div
CMPI5V/div
5V/divCMPO
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Pin Description
PINNAMEFUNCTION
13,
GNDGround
2VREF/P0.4
Voltage Reference Input/Output or General-Purpose, Digital I/O, Type D Port. This pin functions as either
the output of the internal voltage reference or as a bidirectional I/O. This pin can also be driven with an external
voltage to provide an optional voltage reference. The pin defaults to a digital input with a weak pullup after a
reset.CMP0/P0.3
Analog Voltage Comparator Output or General-Purpose, Digital I/O, Type D Port. This pin functions as
either the output of the analog voltage comparator or as a bidirectional I/O. The pin defaults to a digital input
with a weak pullup after a reset.T2P/P0.2Timer 2 Input/Output or General-Purpose, Digital I/O, Type D Port. This pin functions as either the input or
output of Timer 2 or as a bidirectional I/O. The pin defaults to a digital input with a weak pullup after a reset.T2PB/P0.1
Secondary Timer 2 Input/Output or General-Purpose, Digital I/O, Type D Port. This pin functions as either
the secondary output of Timer 2 or as a bidirectional I/O. The pin defaults to a digital input with a weak pullup
after a reset.P0.0General-Purpose, Digital I/O, Type D Port. This pin functions as a bidirectional I/O, and defaults to a digital
input with a weak pullup after a reset.P1.6General-Purpose, Digital I/O, Type D Port. This pin functions as a bidirectional I/O, and defaults to a digital
input with a weak pullup after a reset.P1.5General-Purpose, Digital I/O, Type D Port. This pin functions as a bidirectional I/O, and defaults to a digital
input with a weak pullup after a reset.TDO/P1.4D e b u g Po r t Si g n a l T D O or G e n e r a l - Pu r p o s e , Di g it a l I/ O , T y p e D Po r t . Thi s p i n functi ons as ei ther the TD O
si g nal of the d eb ug p or t or as a b i d i r ecti onal I/O . The p i n d efaul ts to a d i g i tal i np ut w i th a w eak p ul l up after a r eset.TCK/P1.3D e b u g Po r t Si g n a l T C K or Ge n e r a l - Pu r p o s e , D i g i t a l I /O , T y p e D Po r t . Thi s p i n functi ons as ei ther the TC K si g nal
of the d eb ug p or t or as a b i d i r ecti onal I/O . The p i n d efaul ts to a d i g i tal i np ut w i th a w eak p ul l up after a r eset.HFXIN
Oscillator Input. Connect an external crystal or resonator between HFXIN and HFXOUT for system clock
generation. When using a crystal, a load capacitor of approximately 22pF must be connected between this pin
and ground. Alternatively, HFXIN is the input for an external clock source when HFXOUT is floating.
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Pin Description (continued)
PINNAMEFUNCTIONHFXOUTs c il la t o r O u t p u t /I n p u t . C onnect an exter nal cr ystal or r esonator b etw een H FX IN and H FX OU T as the system
cl ock. W hen usi ng a cr ystal , a l oad cap aci tor of ap p r oxi m atel y 22p F m ust b e connected b etw een thi s p i n and r ound . Al ter nati vel y, fl oat H FX OU T w hen an exter nal hi g h- fr eq uency cl ock sour ce i s connected to the H FX IN p i n.
14,N.C.No Connection
17,VDDDigital Power. This pin should be connected to a bypass capacitor to ground.TMS/P1.2D e b u g Po r t Si g n a l T M S or Ge n e r a l - Pu r p o s e , D i g i t a l I /O , T y p e D Po r t . Thi s p i n functi ons as ei ther the TM S
si g nal of the d eb ug p or t or as a b i d i r ecti onal I/O. The p i n d efaul ts to a d i g i tal i np ut w i th a w eak p ul l up after a r eset.RESET/P1.1
Active-Low Reset Input or General-Purpose, Digital I/O, Type D Port. This pin defaults to the reset input
mode of operation following a POR. The reset input mode can be deactivated and the digital I/O mode enabled
by programming the RSTD bit to 1.TDI/P1.0D e b u g Po r t Si g n a l T D I or Ge n e r a l - Pu r p o s e , D i g i t a l I /O , T y p e D Po r t . Thi s p i n functi ons as ei ther the TD I si g nal
of the d eb ug p or t or as a b i d i r ecti onal I/O . The p i n d efaul ts to a d i g i tal i np ut w i th a w eak p ul l up after a r eset.LED/P0.7
High-Current (Sink) Driver Output or General-Purpose, Digital I/O, Type D Port. This pin functions with a
high-current pulldown to drive a device such as an LED or as a bidirectional I/O. The pin defaults to a digital
input with a weak pullup after a reset.INT/P0.6
External Edge-Selectable Interrupt or General-Purpose, Digital I/O, Type D Port. This pin functions as
either an external edge-selectable interrupt or as a bidirectional I/O. The pin defaults to a digital input with a
weak pullup after a reset.CMPI/P0.5
Analog Voltage Comparator Input or General-Purpose, Digital I/O, Type D Port. This pin functions as either
the input to the analog voltage comparator or as a bidirectional I/O. The pin defaults to a digital input with a
weak pullup after a reset.
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Detailed Description
The following is an introduction to the primary features
of the microcontroller. More detailed descriptions of the
device features can be found in the data sheets, errata
sheets, and user’s guides described later in the
Additional Documentationsection.
MAXQ Core Architecture
The MAXQ3212 is a low-cost, high-performance,
CMOS, fully static, 16-bit RISC microcontroller with
EEPROM and an analog comparator. It is structured on
a highly advanced, 8-bit accumulator-based, 16-bit
RISC architecture. Fetch and execution operations are
completed in one cycle without pipelining, because the
instruction contains both the op code and data. The
result is a streamlined 3.58 million instructions-per-sec-
ond (MIPS) microcontroller.
A 4-level hardware stack, enabling fast subroutine call-
ing and task switching, supports the highly efficient
core. Data can be quickly and efficiently manipulated
with three internal data pointers. Multiple data pointers
allow more than one function to access data memory
without having to save and restore data pointers each
time. The data pointers can automatically increment or
decrement before or after an operation, eliminating the
need for software intervention. As a result, the applica-
tion speed is greatly increased.
Instruction Set
The instruction set is composed of fixed-length, 16-bit
instructions that operate on registers and memory loca-
tions. The instruction set is highly orthogonal, allowing
arithmetic and logical operations to use any register
along with the accumulator. Special-function registers
control the peripherals and are subdivided into register
modules. The family architecture is modular, so that
new devices and modules can often reuse code devel-
oped for existing products.
The architecture is transport-triggered. This means that
writes or reads from certain register locations can trig-
ger other associated operations. These operations form
the basis for the higher-level instructions defined by the
assembler, such as ADDC, OR, JUMP, etc. The op
codes are actually implemented as MOVE instructions
between certain register locations, while the assembler
handles the encoding, which need not be a concern to
the programmer.
The 16-bit instruction word is designed for efficient exe-
cution. Bit 15 indicates the format for the source field of
the instruction. Bits 0 to 7 of the instruction represent the
source for the transfer. Depending on the value of the
format field, this can either be an immediate value or a
source register. If this field represents a register, the
lower four bits contain the module specifier and the
upper four bits contain the register index in that module.
Bits 8 to 14 represent the destination for the transfer.
This value always represents a destination register,
with the lower 4 bits containing the module specifier
Functional Diagram
1kWORD EEPROM
(PROGRAM)
128B EEPROM
(DATA)
MAXQ10 RISC CORE
(16 x 8-BIT ACCUMULATORS)
WATCHDOG TIMER
POWER REDUCTION/
CLOCK GENERATION
POR
JTAG
64B SRAM
(DATA)
COMPARATOR
16-BIT TIMER/COUNTER
WITH PRESCALER
GPIO
HIGH-CURRENT
LED DRIVER
EXTERNAL CRYSTAL/
EXTERNAL OSCILLATOR/
EXTERNAL RC OR RESONATOR
MAXQ3212
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
and the upper 3 bits containing the register subindex
within that module. Any time that it is necessary to
directly select one of the upper 24 index locations in a
destination module, the prefix register PFX is needed to
supply the extra destination bits. This prefix register
write is inserted automatically by the assembler and
requires only one additional execution cycle.
Memory Organization
The device incorporates several memory areas:2kWords of utility ROM1kWords of EEPROM for program storage128 bytes of EEPROM for data storage64 bytes of SRAM for storage of temporary variables 4-level stack memory for storage of program return
addresses and general-purpose use
The memory is arranged by default in a Harvard archi-
tecture, with separate address spaces for program and
data memory. A special pseudo-Von Neumann memory
mode allows data memory to be mapped into program
space, permitting code execution from data memory.
This places the utility ROM, code, and data memory
into a single contiguous memory map. This is useful for
applications that require dynamic program modification
or unique memory configurations. In addition, another
mode allows program memory to be mapped into data
space, permitting code constants to be accessed as
data memory.
The incorporation of EEPROM for program storage allows
the devices to be reprogrammed, eliminating the expense
of throwingaway one-time programmable devices during
development and field upgrades. EEPROM can be pass-
word protected with a 16-word key, denying access to
program memory by unauthorized individuals.
1k x 16
PROGRAM MEMORY
PROGRAM
SPACE
DATA SPACE
(BYTE MODE)
DATA SPACE
(WORD MODE)
0000h
03FFh
2k x 16
UTILITY ROM
87FFh
64 x 16
EEPROMA020h
8000h
A05Fh
4k x 8
UTILITY ROM
8FFFh
8000h
0040h
00BFh
2k x 16
UTILITY ROM
87FFh
8000h
32 x 16
SRAMA000h
A01Fh
128 x 8 EEPROM
0000h
003Fh64 x 8 SRAM
0020h
005Fh64 x 16 EEPROM
0000h
001Fh32 x 16 SRAM
EXECUTING FROM
Figure 1. Memory Map
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Stack Memory
A 16-bit-wide internal stack provides storage for pro-
gram return addresses and general-purpose use. The
stack is used automatically by the processor when the
CALL, RET, and RETI instructions are executed and
interrupts serviced. The PUSH, POP, and POPI instruc-
tions can also be used explicitly to store and retrieve
data to/from the stack. For the MAXQ3212, the stack is
four levels deep.
On reset, the stack pointer, SP, initializes to the top of
the stack (03h). The CALL, PUSH, and interrupt-vector-
ing operations increment SP, then store a value at the
stack location pointed to by SP. The RET, RETI, POP,
and POPI operations retrieve the value at the stack
location pointed to by SP, and then decrement SP.
Utility ROM
The utility ROM is a block of internal memory that starts
at address 8000h. The utility ROM consists of subrou-
tines that can be called from application software.
These include:In-system programming (bootloader) over JTAG
interfaceIn-circuit debug routinesTest routines (internal memory tests, memory loader,
etc.)User-callable routines for in-application EEPROM
programming and fast table lookup
Routines within the utility ROM are user-accessible and
can be called as subroutines by the application soft-
ware. More information on the utility ROM contents is
contained in the user’s guide for this device.
Some applications require protection against unautho-
rized viewing of program code memory. For these
applications, access to in-system programming or in-
circuit debugging functions is prohibited until a pass-
word has been supplied. The password is defined as
the 16 words of physical program memory at address-
es x0010h to x001Fh.
A single Password Lock (PWL) bit is implemented in
the SC register. When the PWL is set to one (power-on
reset default), the password is required to access the
utility ROM, including in-circuit debug and in-system
programming routines that allow reading or writing of
internal memory. When PWL is cleared to zero, these
utilities are fully accessible without the password. The
password is automatically set to all zeros following a
mass erase. An additional Code Lock bit set from the
bootloader prevents any access to the device, even
through the password. The device must be erased by
the mass erase operation to clear the Code Lock bit
before the device can be reprogrammed.
Programming
The microcontroller’s EEPROM can be programmed by
two different methods: in-system programming and in-
application programming. Both methods afford great
flexibility in system design as well as reduce the life-
cycle cost of the embedded system. In-system pro-
gramming can be password protected to prevent
unauthorized access to code memory.
In-System Programming
An internal bootloader allows the device to be reloaded
over a simple JTAG interface. As a result, system soft-
ware can be upgraded in-system, eliminating the need
for a costly hardware retrofit when software updates are
required. Remote software uploads are possible that
enable physically inaccessible applications to be fre-
quently updated. The interface hardware can be a JTAG
connection to another microcontroller, or a connection to
a PC serial port using a serial-to-JTAG converter. If in-
system programmability is not required, a commercial
gang programmer can be used for mass programming.
Activating the JTAG interface and sending the system
programming instruction invokes the bootloader.
Setting the SPE bit to 1 during reset through the JTAG
interface executes the bootloader-mode program that
resides in the utility ROM. When programming is com-
plete, the bootloader can clear the SPE bit and reset
the device, allowing the device to bypass the utility
ROM and begin execution of the application software.
Optionally, the bootloader can be invoked by the appli-
cation code.
The following bootloader functions are supported:
•LoadDumpCRCVerifyErase
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
In-Application Programming
The in-application programming feature allows the
microcontroller to modify its own program memory from
its application software. This allows on-the-fly software
updates in mission-critical applications that cannot
afford downtime. Alternatively, it allows the application
to develop custom loader software that can operate
under the control of the application software. The utility
ROM contains user-accessible programming functions
that erase and program memory. These functions are
described in detail in the user’s guide for this device.
Register Set
Most functions of the device are controlled by sets of
registers. These registers provide a working space for
memory operations as well as configuring and address-
ing peripheral registers on the device. Registers are
divided into two major types: system registers and
peripheral registers. The common register set, also
known as the system registers, includes the ALU, accu-
mulator registers, data pointers, interrupt vectors and
control, and stack pointer. The peripheral registers
define additional functionality that may be included by
different products based on the MAXQ architecture.
This functionality is broken up into discrete modules so
that only the features required for a given product need
to be included. The following tables show the
MAXQ3212 register set. Note that the accumulators are
8 bits wide for this device.
Table 1. System Register Map
Note: Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register
is 16 bits wide. Registers in module AP are bit addressable.
MODULE NAME (BASE SPECIFIER)REGISTER
INDEXAP (8h)A (9h)PFX (Bh)IP (Ch)SP (Dh)DPC (Eh)DP (Fh)
0xhAPA[0]PFX[0]IP———
1xhAPCA[1]PFX[1]—SP——
2xh—A[2]PFX[2]—IV——
3xh—A[3]PFX[3]——OffsDP0
4xhPSFA[4]PFX[4]——DPC—
5xhICA[5]PFX[5]——GR—
6xhIMRA[6]PFX[6]—LC0GRL—
7xh—A[7]PFX[7]—LC1BPDP1
8xhSCA[8]———GRS—
9xh—A[9]———GRH—
Axh—A[10]———GRXL—
BxhIIRA[11]———BP[offs]—
Cxh—A[12]—————
Dxh—A[13]—————
ExhCKCNA[14]—————
FxhWDCNA[15]—————
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Table 2. System Register Bit Functions
REGISTER BITREGISTER1514131211109876543210————AP (4 bits)
APCCLRIDS———MOD2MOD1MOD0
PSFZS—GPF1GPF0OVCE——CGDS———INSIGE
IMRIMS—————IM1IM0TAP————RODPWL—
IIRIIS—————II1II0
CKCNXT/RCRGSLRGMDSTOPSWBPMMECD1CD0
WDCNPOREWDI——WDIFWTRFEWTRWT
A[n]
(0..15)A[n] (8 bits)
PFXPFX (16 bits)IP (16 bits)——————————————SP (2 bits)IV (16 bits)
LC[0]LC[0] (16 bits)
LC[1]LC[1] (16 bits)
OffsOffs (8 bits)
DPC———————————WBS2WBS1WBS0SDPS1SDPS0GR.15GR.14GR.13GR.12GR.11GR.10GR.9GR.8GR.7GR.6GR.5GR.4GR.3GR.2GR.1GR.0
GRLGR.7GR.6GR.5GR.4GR.3GR.2GR.1GR.0BP (16 bits)
GRSGR.7GR.6GR.5GR.4GR.3GR.2GR.1GR.0GR.15GR.14GR.13GR.12GR.11GR.10GR.9GR.8
GRHGR.15GR.14GR.13GR.12GR.11GR.10GR.9GR.8
GRXLGR.7GR.7GR.7GR.7GR.7GR.7GR.7GR.7GR.7GR.6GR.5GR.4GR.3GR.2GR.1GR.0
BP[offs]FP (16 bits)
DP[0]DP[0] (16 bits)
DP[1]DP[1] (16 bits)
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Table 3. System Register Bit Reset Values
REGISTER BITREGISTER151413121110987654321000000000
APC00000000
PSF1000000000000000
IMR0000000010iii0s0
IIR00000000
CKCNsss00000
WDCNss000ss0
A[n]
(0..15)00000000
PFX0000000000000000100000000000000000000000000000110000000000000000
LC[0]0000000000000000
LC[1]0000000000000000
Offs00000000
DPC00000000000000000000000000000000
GRL000000000000000000000000
GRS0000000000000000
GRH00000000
GRXL0000000000000000
BP[offs]0000000000000000
DP00000000000000000
DP10000000000000000
Note: Bits marked with an “i” have an indeterminate value upon reset. Bits marked with an “s” have special behavior upon reset.
Refer to the MAXQ Family User’s Guide: MAXQ3210/MAXQ3212 Supplement for more details.
MAXQ3212
Microcontroller with Analog Comparator
and LEDDriver
Table 4. Peripheral Register Map
MODULE NAME (BASE SPECIFIER)REGISTER INDEXM0 (x0h)M1 (x1h)M2 (x2h)
0xhPO0CMPC—
1xhPO1——
2xh———
3xh———
4xh—T2CNA—
5xh—T2H—
6xh—T2RH—
7xhEIE0T2CH—
8xhPI0T2CNB—
9xhPI1T2V—
Axh—T2R—
Bxh—T2C—
Cxh———
DxhPWCN——
ExhWUTC——
FxhWUT——
MODULE NAME (BASE SPECIFIER)REGISTER INDEXM0 (x0h)M1 (x1h)M2 (x2h)
10xhPD0T2CFG—
11xhPD1——
12xh———
13xh———
14xhKEN0——
15xhKEN1——
16xh———
17xh———
18xh———
19xh———
1Axh———
1BxhICDF——
1Cxh———
1Dxh———
1Exh———
1Fxh———
Note:Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register
is 16 bits wide.

Partno	Mfg	Dc	Qty	Available	Descript
MAXQ3212	DALLAS	N/a	90	avai	Microcontroller with Analog Comparator and LED Driver
MAXQ3212	MAX	N/a	11	avai	Microcontroller with Analog Comparator and LED Driver