IC Phoenix
 
Home ›  MM64 > MAX548ACPA-MAX548ACUA-MAX548AEPA-MAX548AEUA-MAX549ACUA-MAX549AEUA-MAX550ACPA-MAX550ACUA-MAX550AEPA-MAX550AEUA,+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX548ACPA-MAX548ACUA-MAX548AEPA-MAX548AEUA-MAX549ACUA Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MAX548ACPAMAXIM ?N/a23avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX548ACUAMAXIMN/a349avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX548AEPAMAXN/a38avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX548AEUAMAXN/a128avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX550AEPAN/a410avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX549ACUAMAXIMN/a220avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX549AEUAMAXN/a22avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX550ACPAMAXIMN/a16avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX550ACUAMAXIM ?N/a18avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX550AEUAMAXIMN/a140avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
MAX550AEUAMAXIM ?N/a9avai+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package


MAX550AEPA ,+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX PackageApplicationsMAX548AC/D 0°C to +70°C Dice*Battery-Powered SystemsMAX548AEPA -40°C to +85°C 8 Plastic ..
MAX550AEUA ,+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Packageapplications.MAX548ACPA 0°C to +70°C 8 Plastic DIPMAX548ACUA 0°C to +70°C 8 µMAX____
MAX550AEUA ,+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX PackageGeneral Description ________
MAX551ACUB ,+3V/+5V, 12-Bit, Serial, Multiplying DACs in 10-Pin レMAX PackageELECTRICAL CHARACTERISTICS—MAX551(V = +4.5V to +5.25V, V = 5V, OUT = AGND = GND, T = T to T , unles ..
MAX551ACUB ,+3V/+5V, 12-Bit, Serial, Multiplying DACs in 10-Pin レMAX PackageApplicationsMAX551ACPA 0°C to +70°C 8 Plastic DIP ±1/2Automatic CalibrationMAX551BCPA 0°C to +70°C ..
MAX551AEPA+ ,+3V/+5V, 12-Bit, Serial, Multiplying DACs in 10-Pin µMAX PackageApplicationsMAX551ACPA 0°C to +70°C 8 Plastic DIP ±1/2Automatic CalibrationMAX551BCPA 0°C to +70°C ..
MAZ3056-L ,Silicon planar typeAbsolute Maximum Ratings T = 25°Ca0.1 to 0.3Parameter Symbol Rating Unit0.4 ± 0.2Average forward c ..
MAZ3068 ,Small-signal deviceElectrical characteristics within part numbers T = 25°Ca• V = 2.0 V to 8.2 V (I = 5 mA)Z ZTemperat ..
MAZ3068-H ,Silicon planar typeelectrical characteristicsR1 Rwithin part numbersI V ··············· Specified value µ AR2 R3*Tempe ..
MAZ3091-L ,Silicon planar typeElectrical characteristics within part numbers T = 25°Ca•V = 2.0 V to 8.2 V (I = 5 mA)Z ZTemperatu ..
MAZ3200 ,Small-signal deviceElectrical characteristics within part numbers T = 25°Ca• V = 2.0 V to 8.2 V (I = 5 mA)Z ZTemperat ..
MAZ3200-M ,Silicon planar typeZener DiodesMAZ3000 SeriesSilicon planar typeUnit : mm+ 0.22.8 − 0.3For stabilization of power supp ..


MAX548ACPA-MAX548ACUA-MAX548AEPA-MAX548AEUA-MAX549ACUA-MAX549AEUA-MAX550ACPA-MAX550ACUA-MAX550AEPA-MAX550AEUA
+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in レMAX Package
_______________General Description
The MAX548A/MAX549A/MAX550A serial, 8-bit voltage-
output digital-to-analog converters (DACs) operate from
a single +2.5V to +5.5V supply. Their ±1LSB TUE spec-
ification is guaranteed over temperature. Operating cur-
rent (supply current plus reference current) is typically
75µA per DAC with VDD= 2.5V. In shutdown, the DAC
is disconnected from the reference, reducing current
drain to less than 1µA. The MAX548A/MAX549A allow
each DAC to be shut down independently.
The 10MHz, 3-wire serial interface is compatible with
SPI™/QSPI™ and Microwire™ interface standards.
Double-buffered inputs provide flexibility when updat-
ing the DACs; the input and DAC registers can be
updated individually or simultaneously.
The MAX548A is a dual DAC with an asynchronous
load input; it uses VDDas the reference input. The
MAX549A is a dual DAC with an external reference
input. The MAX550A is a single DAC with an external
reference input and an asynchronous load input.
The MAX548A/MAX549A/MAX550A’s low power con-
sumption and small µMAX and DIP packages make
these devices ideal for portable and battery-powered
applications.
________________________Applications

Battery-Powered Systems
VCXO Control
Comparator-Level Settings
GaAs Amp Bias Control
Digital Gain and Offset Control
____________________________Features
+2.5V to +5.5V Single-Supply Operation±1LSB (max) TUEPower-On Reset Clears All Registers to ZeroLow Operating Current:
150µA (MAX548A/MAX549A, VREF= +2.5V)
75µA (MAX550A, VREF= +2.5V)
1µA Shutdown Mode10MHz, 3-Wire Serial Interface Compatible with
SPI/QSPI and Microwire
µMAX Package—50% Smaller than 8-Pin SOIndependent Shutdown of DACs
(MAX548A/MAX549A)
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
_________________Pin Configurations

19-1206; Rev 0; 3/97
SPI and QSPI are trademarks of Motorola Inc.
Microwire is a trademark of National Semiconductor Corp.
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS

(VDD= +2.5V to +5.5V, TA= TMINto TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VDD, SCLK, DIN, CS, LDAC, OUT_ to GND...............-0.3V to 6V
REF to GND................................................-0.3V to (VDD+ 0.3V)
Maximum Current (any pin) .............................................±50mA
Continuous Power Dissipation (TA= +70°C)
Plastic DIP (derate 9.09mW/°C above +70°C).............727mW
µMAX (derate 4.10mW/°C above +70°C).....................330mW
Operating Temperature Ranges
MAX5_ _AC_ A.....................................................0°C to +70°C
MAX5_ _AE_ A..................................................-40°C to +85°C
Storage Temperature Range.............................-65°C to +150°C
Lead Temperature (soldering, 10sec).............................+300°C
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
ELECTRICAL CHARACTERISTICS (continued)

(VDD= +2.5V to +5.5V, TA= TMINto TMAX, unless otherwise noted. Typical values are at TA= +25°C)
TIMING CHARACTERISTICS

(VDD= +2.5V to +5.5V, TA= TMINto TMAX, unless otherwise noted. Digital inputs switching from 0V to VDD.) (Figure 3) (Note 4)
Note 1:
Cold temperature specifications (to -40°C) guaranteed by design using six sigma design limits.
Note 2:
Worst-case input resistance at REF occurs at DAC code 55 hex.
Note 3:
Worst-case reference input current occurs at DAC code 55 hex.
Note 4:
Guaranteed by design. Not production tested.
Note 5:
IDDmeasured with DACs loaded with worst-case DAC code 55 hex.
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
__________________________________________Typical Operating Characteristics

(VDD= VREF= 2.5V, RL= 1MΩ, CL= 15pF, TA= +25°C, unless otherwise noted.)
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
_____________________________Typical Operating Characteristics (continued)

(VDD= VREF= 2.5V, RL= 1MΩ, CL= 15pF, TA= +25°C, unless otherwise noted.)
______________________________________________________________Pin Description
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
_______________Detailed Description
Analog Section

The MAX548A/MAX549A/MAX550A are 8-bit, voltage-
output digital-to-analog converters (DACs). The
MAX548A/MAX549A are dual DACs, and the MAX550A
is a single DAC. Each DAC consists of an R-2R ladder
network that converts 8-bit digital inputs into equivalent
analog output voltages in proportion to the applied ref-
erence voltage (Figure 1).
The DACs feature double-buffered inputs and
unbuffered outputs. The MAX549A/MAX550A require
an external reference. The MAX548A’s reference inputs
are internally connected to VDD. The power-supply
range is from +2.5V to +5.5V.
Reference Input

The voltage applied at REF (VDDfor the MAX548A) sets
the full-scale output for all the DACs and may range
from +2.5V to VDD. The REF input resistance is code
dependent, with the lowest value occurring with code
01010101 (55 hex). To minimize INL errors, the refer-
ence voltage source should have less than 3Ωoutput
impedance.
DAC Output

The MAX548A/MAX549A/MAX550A contain DACs with
unbuffered outputs; each output connects directly to an
R-2R ladder. Typical output impedance is 33.3kΩ. This
configuration minimizes power consumption and
reduces offset errors. For highest accuracy, apply high
resistive loads (1MΩand up). Lower resistive loads can
be driven, but output loading increases full-scale error.
The magnitude of the expected error is the ratio of the
DAC output resistance to the DC load resistance at the
output.
Typically, an energy pulse is coupled into the DAC out-
put on CS’s rising edge. Since each DAC output is
unbuffered, connecting a small capacitor (200pF to
1000pF) from the output to ground creates a lowpass
filter that effectively suppresses the pulse for sensitive
applications (see Typical Operating Characteristics).
Shutdown Mode

When the MAX548A/MAX549A/MAX550A are in shut-
down mode, the R-2R ladder disconnects from the refer-
ence source. The MAX549A/MAX550A supply current
does not change, but the REF input current decreases to
less than 1µA. This allows the externally applied system
reference to remain active with minimal power
consumption. The MAX548A supply current also
decreases to less than 1µA in shutdown mode. When the
MAX548A/MAX549A/MAX550A exit shutdown mode,
recovery time is equivalent to the DAC’s settling time.
Serial Interface

The serial interface is SPI/QSPI and Microwire compati-
ble. An active-low chip select (CS) enables the input
shift register to receive data from the serial input (DIN).
Data is clocked into the shift register on the rising edge
of the serial-clock signal (SCLK). The clock frequency
can be as high as 10MHz.
Transmit data MSB first in one 16-bit word or two 8-bit
bytes. The write cycle can be segmented to allow two
8-bit-wide transfers when CS remains low. After all 16
bits are clocked into the input shift register, a rising
Figure 1. DAC Simplified Circuit Diagram
edge on CSprograms the DAC. The input registers can
be loaded independently or simultaneously without
updating the DAC registers. This allows both DAC reg-
isters to be updated simultaneously with different digital
values. The DAC outputs reflect the data stored in the
DAC registers. LDACcan be used to asynchronously
update the DAC registers independently of CS
(MAX548A/MAX550A). With C1 set high, setting C0 in
the control word forces the DAC register(s) to be
updated on LDAC’s falling edge, rather than CS’s rising
edge (Table 1).
Initialization

The MAX548A/MAX549A/MAX550A have an internal
power-on reset. At power-up, all internal registers are
reset to zero; therefore, an initialization write sequence
is not necessary.
Serial-Input Data Format and Control Codes

The control byte determines which input registers/DAC
registers are updated (Table 1). The DAC input regis-
ters are updated on the rising edge of CS. The DAC
registers can be updated on CS’s rising edge or on
LDAC’s falling edge after CSgoes high. Bit C0 of the
control byte determines how the DAC registers are
updated for the MAX548A/MAX550A. The MAX549A
has no LDAC pin; the DAC registers are always up-
dated on CS’s rising edge (C0 in the control byte has
no effect).
Tables 2, 3, and 4 list the serial-input command format
for the MAX548A, MAX549A, and MAX550A, respec-
tively. The 16-bit input word consists of an 8-bit control
byte and an 8-bit data byte. The control byte is not
decoded internally. Every control bit performs one
MAX548A/MAX549A/MAX550A
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package
Table 1. Control-Byte/Input-Word Bit Definitions

X = Don’t care *Clocked in first**Clocked in last
MAX548A/MAX549A/MAX550A
function. Data is clocked in starting with unassigned bit
1 (UB1), followed by the remaining control bits and the
DAC data byte. The data byte’s LSB (D0) is the last bit
clocked into the input register (Figure 2).
Table 5 is an example of a 16-bit input word that per-
forms the following functions:Loads 80 hex (128 decimal) into the DAC input regis-
ter (DAC A for the MAX548A/MAX549A)Updates the DAC register(s) on CS’s rising edge.
Table 6 shows how to calculate the output voltage
based on the input code. Figure 3 gives detailed timing
information.
+2.5V to +5.5V, Low-Power, Single/Dual,
8-Bit Voltage-Output DACs in µMAX Package

Figure 2. Serial-Interface Timing Diagram
Figure 3. Detailed Serial-Interface Timing Diagram
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED