IC Phoenix
 
Home ›  MM16 > M74HC574M1R-M74HC574RM13TR ,OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)
M74HC574M1R-M74HC574RM13TR Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
M74HC574M1RSTMN/a84avaiOCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)
M74HC574M1RSTN/a1259avaiOCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)
M74HC574RM13TR ST N/a8893avaiOCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)


M74HC574RM13TR ,OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)M74HC574OCTAL D-TYPE FLIP FLOPWITH 3 STATE OUTPUT NON INVERTING ■ HIGH SPEED: ..
M74HC590 ,8 BIT BINARY COUNTER REGISTER (3 STATE)M74HC5908 BINARY COUNTER REGISTERWITH 3 STATE OUTPUT ■ HIGH SPEED: ..
M74HC590M1R ,8 BIT BINARY COUNTER REGISTER (3 STATE)ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value UnitV Supply Voltage-0.5 to +7 VCCV DC Input V ..
M74HC590RM13TR ,8 BIT BINARY COUNTER REGISTER (3 STATE)M74HC5908 BINARY COUNTER REGISTERWITH 3 STATE OUTPUT ■ HIGH SPEED: ..
M74HC590TTR ,8 BIT BINARY COUNTER REGISTER (3 STATE)features a direct clear are equipped with protection circuits against staticinput CCLR and a count ..
M74HC595 ,8 BIT SHIFT REGISTER WITH OUTPUT LATCHES (3 STATE)M74HC5958 BIT SHIFT REGISTERWITH OUTPUT LATCHES (3 STATE)

M74HC574M1R-M74HC574RM13TR
OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT (NON INVERTING)
1/11July 2001 HIGH SPEED:
fMAX = 90MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION:CC = 4μA(MAX.) at TA =25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 6mA (MIN) BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE:CC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 574
DESCRIPTION

The M74HC574 is an high speed CMOS OCTAL
D-TYPE FLIP FLOP WITH 3-STATE OUTPUTS
INVERTING fabricated with sub-micron silicon
gate C2 MOS technology.
This 8 bit D-TYPE FLIP FLOP is controlled by a
clock input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
outputs will be set to the logic state that were
setup at the D inputs.
While the OE input is at low level, the eight outputs
will be in a normal logic state (high or low logic
level) and while OE is in high level the outputs will
be in a high impedance state.
The output control does not affect the internal
operation of flip-flops; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC574

OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUT NON INVERTING
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
M74HC574
2/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE

X: Don’t Care
Z: High Impedance
LOGIC DIAGRAM

This logic diagram has not be used to estimate propagation delays
M74HC574
3/11
ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
M74HC574
4/11
DC SPECIFICATIONS
M74HC574
5/11
AC ELECTRICAL CHARACTERISTICS (C
L = 50 pF, Input tr = tf = 6ns)
CAPACITIVE CHARACTERISTICS

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC
M74HC574
6/11
TEST CIRCUIT

CL = 50pF/150pF or equivalent (includes jig and probe capacitance)
R1 = 1KΩ or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: CK TO Qn PROPAGATION DELAYS, CK MAXIMUM FREQUENCY, Dn TO CK
SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED