M74HC164RM13TR ,8 BIT SIPO SHIFT REGISTERlogic diagram has not be used to estimate propagation delays2/11M74HC164TIMING CHART
M74HC164TTR ,8 BIT SIPO SHIFT REGISTERLOGIC DIAGRAM This
M74HC165B1R ,8 BIT PISO SHIFT REGISTERM74HC1658 BIT PISO SHIFT REGISTER ■ HIGH SPEED : t ..
M74HC165B1R ,8 BIT PISO SHIFT REGISTERAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
M74HC165M1R ,8 BIT PISO SHIFT REGISTERABSOLUTE MAXIMUM RATINGS Symbol Parameter Value UnitV Supply Voltage-0.5 to +7 VCCV DC Input V ..
M74HC165RM13TR ,8 BIT PISO SHIFT REGISTERLOGIC DIAGRAM 2/12M74HC165TIMING CHART
MAX1326ECM ,8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Rangesfeatures include a 10MHzT/H input bandwidth, internal clock, internal (+2.5V) or♦ High Throughputex ..
MAX1326ECM+ ,8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input RangesMAX1316–MAX1318/MAX1320–MAX1322/MAX1324–MAX132619-3157; Rev 4; 10/088-/4-/2-Channel, 14-Bit, Simult ..
MAX1329BETL+ ,12-/16-Bit DAS with ADC, DACs, DPIOs, APIOs, Reference, Voltage Monitors, and Temp Sensorapplications. Under normalADC Alarm Registeroperation, an internal charge pump boosts the supplyUnc ..
MAX132CNG ,18-Bit ADC with Serial InterfaceApplicationsMAX132C/D 0°C to +70°C Dice*Remote Data AcquisitionMAX132ENG -40°C to +85°C 24 Narrow P ..
MAX132CNG+ ,±18-Bit ADC with Serial InterfaceFeaturesThe MAX132 is a CMOS, 18-bit plus sign, serial-output,♦ Low Supply Current:analog-to-digita ..
MAX132CWG ,18-Bit ADC with Serial InterfaceELECTRICAL CHARACTERISTICS(V+ = 5V, V- = -5V, DGND = AGND = IN LO = REF- = 0V, REF+ = 545mV, R = 60 ..
M74HC164B1R-M74HC164M1R-M74HC164RM13TR-M74HC164TTR
8 BIT SIPO SHIFT REGISTER
1/11July 2001 HIGH SPEED :
fMAX = 62MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION:CC =4μA(MAX.) at TA =25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE:CC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 164
DESCRIPTIONThe M74HC164 is an high speed CMOS 8 BIT
SIPO SHIFT REGISTER fabricated with silicon
gate C2 MOS technology.
The M74HC164 is an 8 bit shift register with serial
data entry and an output from each of the eight
stages. Data is entered serially through one of two
inputs (A or B), either of these inputs can be used
as an active high enable for data entry through the
other input. An unused input must be high, or both
inputs connected together. Each low-to-high
transition on the clock inputs shifts data one place
to the right and enters into QA the logic NAND of
the two data inputs (A x B), the data that existed
before the rising clock edge. A low level on the
clear input overrides all other inputs and clears the
register asynchronously, forcing all Q outputs low.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC1648 BIT SIPO SHIFT REGISTER
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
M74HC1642/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
QAn - QGn : The level of QA - QG, respectively. before the most-recent transition of the clock
LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays
M74HC1643/11
TIMING CHART
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
M74HC1644/11
RECOMMENDED OPERATING CONDITIONS
DC SPECIFICATIONS
M74HC1645/11
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC
M74HC1646/11
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: MINIMUM PULSE WIDTH (CLEAR), MINIMUM REMOVAL TIME (CLEAR TO CLOCK) (f=1MHz; 50% duty cycle)
