M206B1 ,PLL TV MICROCOMPUTER INTERFACEG " M
gr, s s 1l'lfllllriflllll
jijijfj(%i'ii(5)tfl,
M206
PLL TV MICROCOMPUTER INTERFACE
..
M2100 , DUAL OPERATIONAL AMPLIFIER
M2107L-AF5-R , SINGLE OPERATIONAL AMPLIFIER
M21C ,ThyristorsFeatures. High reliability by planar. Low leakage, current. High :gat'e seiisitivitytypeI Absdltite ..
M21CA ,ThyristorsThyristors"M21C,M21CAM21 C, M21 ckp, Gate Silicori Planar Reverse Blocking Thyristor ,l Package Dim ..
M21L18128A-10J , HIGH SPEED CMOS SRAM
M37735S4BFP , 16-BIT CMOS MICROCOMPUTER
M37735S4BFP , 16-BIT CMOS MICROCOMPUTER
M37735S4LHP , 16-BIT CMOS MICROCOMPUTER
M37735S4LHP , 16-BIT CMOS MICROCOMPUTER
M37735S4LHP , 16-BIT CMOS MICROCOMPUTER
M37902FJCHP , SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M206B1
PLL TV MICROCOMPUTER INTERFACE
(G -= Uil
diiTfir imfifigmgfitié
PLL TV MICROCOMPUTER INTERFACE
u HIGHLY INTEGRATED SOLUTION INCLUD-
ING PLL SYNTHESIZER, NV MEMORY, D/A
CONVERTERS, BAND SELECT OUTPUTS,
CLOCK OSCILLATOR, IR SIGNAL PRE-PRO-
CESSOR AND SERIAL BUS INTERFACE
n 32 x 16 BITS OF NV MEMORY WITH LIFE-
TIMES OF1O4 CYCLES/WORD AND MINIMUM
10 YEARS RETENTION STORES TUNING
DATA FOR 30 CHANNELS PLUS PRESET
VALU ES FOR THE SIX ANALOG OUTPUTS
n PRE-PROCESSOR FOR INFRARED REMOTE
CONTROL SIGNALS REDUCES COMPO-
NENT COUNT
u SIX PWM D/A CONVERTERS WITH 64-STEP
RESOLUTION
u FOUR OPEN-DRAIN BAND SELECT OUT-
PUTS RATED TO 13.2 V
n ON-CHIP 4 MHz CLOCK OSCILLATOR WITH
BUFFERED OUTPUT
INTEGRATED DIGITAL POWER-ON RESET
u 3-WIRE SERIAL BUS TO LOAD/READ INTER-
NAL REGISTERS
TECHNICAL NOTE TN 152 AVAILABLE
DESCRIPTION
The M206 is a highly integrated, programmable LSI
integrated circuit for microcomputer controlled TV
applications, realized using an advanced N-chan nel
double polysilicon gate technology (NVMOS) that
allows the integration of non-volatile memory and
standard logic on the same chip.
It contains a phase-locked loop (PLL) synthesizer,
six pulse-width modulation (PWM) digital/analog
converters, a four-bit parallel output buffer, clock os-
cillator with buffered output, pre-processor for in-
frared remote control signals and a 3-wire serial bus
interface.
The M206 interfaces with a microcomputer through
the three-wire serial bus and is programmed by
loading thirteen internal registers - twelve of which
are readable to simplify programming.
The PLL synthesizer requires an external 64 + 15/16
prescaler and divider and works with a phase com-
October 1988
parator reference frequency of 0.9765 kHz. Outputs
are provided to control the division ratio of the pres-
caler and to signal the out-of-lock condition to the
microcomputer.
The infrared remote control signal pre-processor
consists of a preamplifier, a squarer and a digital fil-
ter to separate noise from signals transmitted by the
M708, M709 and M710 remote control transmitters.
The output of this pre-processor is connected to the
interrupt input of a microcomputer programmed to
receive and decode the signal.
The M206 is supplied with two separate 5 V supply
inputs, each provided with internal power-on reset
circuits. The first, V001, supplies the remote control
and clock circuits in both standby and TV set oper-
ation. The second, V002. supplies the rest of the cir-
cuits and is only active during TV operation.
The M206 is packaged in a 28-pin dual in-line Plas-
tic package.
ORDER CODE l M206B1
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V001, V902 Supply Voltage - 0.3 to 7 V
Vpp Memory Supply Voltage - 0.3 to 28 V
v, Input Voltage (except pin 11) - 0.3 to 7 V
Pin11 --0.3 to15 V
Vo (off) Off State Output Voltage 7
(except pins 2-3-4-26-27-28-20-21-22-23-24)
Pins 2-3-4-20 to 23-26 to 28 15 V
Pin 24 28 V
IOL Output Current (except 2-3-4-26-27-28) 5 mA
Pins 2-3-4-26-27-28 10 mA
lor, Output Current (pins 15, 9) - 5 mA
Ptot Total Package Power Dissipation 1 W
Tsig Storage Temperature - 25 to 125 "C
Top Operating Temperature 0 to 70 °C
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifi-
cation is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
PIN CONNECTIONS
BLOCK DIAGRAM
RO --- - CONVERTER Ho“
m - --e1 CONVERTER r----DA2
R2 CONVERYER ‘0”
GND 1 23] DAt,
DA3 t 2 27] DA5 R3 "I cozzlEbaTER -DA4
DA2 t 3 26] DA6
2 L ---- '" - co,2'll,E,, i’ms
DAI is sl MS a T
ll s 24 W SBD---- l
002 t a Wt P " %" COSVVEETER --ruui
v00, ts 23] BO L
CLiN [ 7 22] B3 E R6 m - -PDI
x couuren ---PMC
CLOUTE 8 21] B2 E ---+ m m-- PHASEC0MP -t's'-f0
CLBUF[ 9 20] Bl PHASE come OUTPUT CONTROL
R OUT 10 19 TEST
C , , no BUFFER 5 >BO-BJ
RCIN [n IBDPMC
SBD tu 17] PDI as R”
__ - FWRAM
SBE tis IS] 0L “‘0 31mm
- ---rie-
sac i" 'sl PCO tttt
S-Small STATUS
_ msnon RESET
LR. mums» oSClLLATOR Cr-oo"
new ---- soumea
mum FILTER BUFFER
Rcw bit6tg d,,
2/ 5 £'- scs-momsou
7 (killlCM)EllEltrrRtNnCt$t
